View CDB8952_5141425.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary product information this document contains information for a new product. cirrus logic reserves the right to modify this product without notice. 1 copy r i ght ? cir r us log i c , i n c . 200 1 (all rights reserved) p.o. box 17847, austin, texas 78760 (512) 445 7222 fax: (512) 445 7581 http://www.cirrus.com features ! single-chip ieee 802.3 physical interface ic for 100base-tx, 100base-fx and 10base-t ! adaptive equalizer provides extended length operation (>160 m) with superior noise immunity and next margin ! extremely low transmit jitter (<400 ps) ! low common mode noise on tx driver for reduced emi problems ! integrated rx and tx filters for 10base-t ! compensation for back-to-back ?killer packets? ! digital interfaces supported ? media independent interface (mii) for 100base-x and 10base-t ? repeater 5-bit code-group interface (100base-x) ? 10base-t serial interface ! register set compatible with dp83840a ! ieee 802.3 auto-negotiation with next page support ! six led drivers (lnk, col, fdx, tx, rx, and spd) ! low power (135 ma typ) cmos design operates on a single 5 v supply description the cs8952 uses cmos technology to deliver a high- performance, low-cost 100base-x/10base-t physical layer (phy) line interface. it makes use o f a n a daptive equalizer optimized for noise and near end crosstalk (next) immunity to extend receiver operation to cable lengths exceeding 160 m. in addition, the transmit cir- cuitry has been designed to provide extremely low transmit jitter (<400 ps) for improved link partner perfor- mance. transmit driver common mode noise has been minimized to reduce emi for simplified fcc certification. the cs8952 incorporates a standard media indepen- dent interface (mii) for easy connection to a variety of 10 and 100 mb/s media access controllers (macs). the cs8952 also includes a pseudo-ecl interface for use with 100base-fx fiber interconnect modules. ordering information cs8952-cq 0 to 70 c 100-pin tqfp CDB8952 evaluation board tx_en tx_er/txd4 txd[3:0] tx_clk mdc mii_irq mdio crs col rx_er/rxd4 rx_dv rxd[3:0] rx_clk rx_en tx+, tx- tx_nrz+, tx_nrz- rx_nrz+, rx_nrz- rx+, rx- led1 led2 led3 led4 led5 10/100 m u x 4b/5b decoder descrambler manchester encoder scrambler fiber nrzi interface mlt-3 encoder 10baset filter slew rate control m u x 10/100 4b/5b encoder ecl driver ecl receiver adaptive eq. & baseline wander compensation 10baset filter led drivers 100baset slicer 10baset slicer fiber nrzi interface mlt-3 decoder manchester decoder auto negotiation timing recovery mii control/status registers link management cs8952 10baset/100base-x transceiver media independent interface (mii) ds206pp3 oct ?01 cs8952 crystallan? 100base-x and 10base-t transceiver
cs8952 2 crystallan? 100base-x and 10base-t transceiver table of contents specifications and characteristics............................................................. 4 absolute maximum ratings ....................................................................... 4 recommended operating conditions ................................................... 4 quartz crystal requirements ............................................................... 4 dc characteristics ..................................................................................... 5 10base-t characteristics ......................................................................... 7 100base-x characteristics ....................................................................... 8 100base-tx mii receive timing - 4b/5b aligned modes ........................ 9 100base-tx mii receive timing - 5b bypass align mode ................... 10 100base-tx mii transmit timing - 4b/5b align modes ........................ 11 100base-tx mii transmit timing - 5b bypass align mode ................ 12 10base-t mii receive timing ...................................................................... 13 10base-t mii transmit timing ................................................................... 14 10base-t serial receive timing .............................................................. 15 10base-t serial transmit timing ............................................................ 16 auto negotiation / fast link pulse timing ........................................ 17 serial management interface timing ................................................. 18 introduction .......................................................................................................... 19 high performance analog ................................................................................... 19 low power consumption .................................................................................... 19 application flexibility ........................................................................................... 19 typical connection diagram ............................................................................... 19 functional description .................................................................................... 21 major operating modes ....................................................................................... 21 100base-x mii application (tx and fx) ..................................................... 21 symbol encoding and decoding ........................................................... 22 100 mb/s loopback ............................................................................... 23 100base-x repeater application ............................................................... 23 10base-t mii application ........................................................................... 24 full and half duplex operation .............................................................. 24 collision detection ................................................................................. 24 jabber ................................................................................................... 24 link pulses ............................................................................................ 24 receiver squelch .................................................................................. 25 10base-t loopback ............................................................................. 25 carrier detection ................................................................................... 25 contacting cirrus logic support for a complete listing of direct sales, distributor, and sales representative contacts, visit the cirrus logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm preliminary product information describes products which are in production, but for which full characterization data is not yet available. advance product infor- mation describes products which are in development and subject to development changes. cirrus logic, inc. has made best efforts to ensure that the inf ormation contained in this document is accurate and reliable. however, the information is subject to change without notice and is provided ?as is? without warr anty of any kind (express or implied). customers are advised to obtain the latest version of relevant information to verify, before placing orders, that info rmation being relied on is current and complete. all products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, inclu ding those pertaining to warranty, patent infringement, and limitation of liability. no responsibility is assumed by cirrus logic, inc. for the use of this info rmation, including use of this information as the basis for manufacture or sale of any items, nor for infringements of patents or other rights of third parties. this docume nt is the property of cirrus logic, inc. and by furnishing this information, cirrus logic, inc. grants no license, express or implied under any patents, mask wo rk rights, copyrights, trademarks, trade secrets or other intellectual property rights of cirrus logic, inc. cirrus logic, inc., copyright owner of the inform ation contained herein, gives consent for copies to be made of the information only for use within your organization with respect to cirrus logic integrated circuits o r other parts of cirrus logic, inc. the same consent is given for similar information contained on any cirrus logic website or disk. this consent does not extend to ot her copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. the names of products of c irrus logic, inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. a list of cirrus logic, inc. trademarks and service marks can be found at http://www.cirrus.com .
cs8952 crystallan? 100base-x and 10base-t transceiver 3 10base-t serial application ....................................................................... 25 auto-negotiation ................................................................................................. 25 reset operation .................................................................................................. 26 led indicators..................................................................................................... 26 media independent interface (mii) ................................................................. 27 mii frame structure ............................................................................................ 27 mii receive data................................................................................................. 28 mii transmit data................................................................................................ 28 mii management interface .................................................................................. 29 mii management frame structure ...................................................................... 29 configuration ...................................................................................................... 30 configuration at power-up/reset time............................................................... 30 configuration via control pins ............................................................................ 30 configuration via the mii ..................................................................................... 30 cs8952 registers .................................................................................................. 31 basic mode control register - address 00h ..................................................... 32 basic mode status register - address 01h ...................................................... 34 phy identifier, part 1 - address 02h ................................................................. 36 phy identifier, part 2 - address 03h ................................................................. 37 auto-negotiation advertisement register - address 04h .................................. 38 auto-negotiation link partner ability register - address 05h ........................... 39 auto-negotiation expansion register - address 06h ........................................ 40 auto-negotiation next-page transmit register - address 07h ......................... 41 interrupt mask register - address 10h ............................................................. 42 interrupt status register - address 11h ............................................................ 45 disconnect count register - address 12h ........................................................ 48 false carrier count register - address 13h ..................................................... 49 scrambler key initialization register - address 14h ......................................... 50 receive error count register - address 15h .................................................... 51 descrambler key initialization register - address 16h ..................................... 52 pcs sub-layer configuration register - address 17h ..................................... 53 loopback, bypass, and receiver error mask register - address 18h ............. 56 self status register - address 19h ................................................................... 59 10base-t status register - address 1bh ........................................................ 61 10base-t configuration register - address 1ch ............................................ 62 design considerations ...................................................................................... 64 twisted pair interface ......................................................................................... 64 100base-fx interface........................................................................................ 64 internal voltage reference ................................................................................. 64 clocking schemes .............................................................................................. 65 recommended magnetics .................................................................................. 66 power supply and decoupling ............................................................................ 66 general layout recommendations..................................................................... 66 pin descriptions ................................................................................................... 69 package dimensions ........................................................................................... 81
cs8952 4 crystallan? 100base-x and 10base-t transceiver 1. specifications and characteristics absolute maximum ratings (avss, dvss = 0 v, all voltages with respect to 0 v.) warning: operation at or beyond these limits may result in permanent damage to the device. normal operation is not guaranteed at these extremes. recommended operating conditions (avss, dvss = 0 v, all voltages with respect to 0 v.) quartz crystal requirements (if a 25 mhz quartz crystal is used, it must meet the fol- lowing specifications.) parameter symbol min max unit power supply v dd v dd_mii -0.3 -0.3 6.0 6.0 v input current except supply pins - +/-10.0 ma input voltage -0.3 v dd +0.3 v ambient temperature power applied -55 +125 c storage temperature -65 +150 c parameter symbol min max unit power supply core mii v dd v dd_mii 4.75 3.0 5.25 5.25 v v operating ambient temperature t a 070 c parameter min typ max unit parallel resonant frequency - 25.0 - mhz resonant frequency error (cl = 15 pf) -50 - +50 ppm resonant frequency change over operating temperature -40 - +40 ppm crystal load capacitance - 15 - pf motional crystal capacitance - 0.021 - pf series resistance - - 18 ? shunt capacitance - - 7 pf
cs8952 crystallan? 100base-x and 10base-t transceiver 5 dc characteristics (over recommended operating conditions) parameter symbol min typ max unit external oscillator xtal_i input low voltage v ixh -0.3 - 0.5 v xtal_i input high voltage v ixh 3.5 - vdd+0.5 v xtal_i input low current i ixl -40 - - a xtal_i input high current i ixh --40a xtal_i input capacitance c l -35pf xtal_i input cycle time t ixc 39.996 - 40.004 ns xtal_i input low time t ixl 18 - 22 ns xtal_i input high time t xh 18 - 22 ns power supply power supply current 100base-tx (note 1 ) 100base-fx (note 1 ) 10base-t (note 1 ) i dd - - - 135 90 80 145 - - ma hardware power-down (note 1 )i ddhpdn -900-a software power-down (note 1 )i ddspdn -20-ma low power power-up (note 1 )i ddslpup -900-a digital i/o output low voltage clk25, mii_irq , spd10, spd100 i ol =4.0ma led[4:0] i ol =10.0ma v ol - - - - 0.4 0.4 v output low voltage (mii_drv = 1) col, crs, mdio, rxd[3:0], rx_clk, rx_dv, rx_er, tx_clk i ol =4.0ma vdd_mii = 5v; i ol =43.0ma vdd_mii = 3.3v, i ol =26.0ma v ol - - - - - - 0.4 3.05 2.1 v output low voltage (mii_drv = 0) col, crs, mdio, rxd[3:0], rx_clk, rx_dv, rx_er, tx_clk i ol =4.0ma v ol --0.4 v output high voltage clk25, spd10, spd100 i oh =-4.0ma v oh 2.4 - - v output high voltage (mii_drv = 1) col, crs, mdio, rxd[3:0], rx_clk, rx_dv, rx_er, tx_clk i oh =-4.0ma vdd_mii=5v;i oh =-20.0ma vdd_mii=3.3v,i oh =-20.0ma v oh 2.4 1.1 1.1 - - - - - - v
cs8952 6 crystallan? 100base-x and 10base-t transceiver notes: 1. with digital outputs connected to cmos loads. output high voltage (mii_drv = 0) col, crs, mdio, rxd[3:0], rx_clk, rx_dv, rx_er, tx_clk i oh =-4.0ma v oh 2.4 - - v input low voltage all inputs except an[1:0], tcm, txslew[1:0] v il --0.8v input high voltage all inputs except an[1:0], tcm, txslew[1:0] v ih 2.0 - - v tri-level input voltages an[1:0], tcm, txslew[1:0] v il v im v ih - 1/3 v dd_mii +20% 2/3 v dd_mii +20% - - - 1/3 v dd_mii -20% 2/3 v dd_mii -20% - v input low current mdc, txd[3:0], tx_clk, tx_en, tx_er v i =0.0v mdio v i =0.0v i il -20 -3800 - - - - a input high current mdc, txd[3:0], tx_clk, tx_en, tx_er v i =5.0v mdio v i =5.0v i ih - - - - 200 20 a input leakage current all other inputs 0<=v<=v dd i leak -10 - +10 a dc characteristics (continued) (over recommended operating conditions) parameter symbol min typ max unit
cs8952 crystallan? 100base-x and 10base-t transceiver 7 10base-t characteristics parameter symbol min typ max unit 10base-t interface transmitter differential output voltage (peak) v od 2.2 - 2.8 v receiver normal squelch level (peak) v isq 300 - 525 mv receiver low squelch level (lorxsquelch bit set) v sql 125 - 290 mv 10base-t transmitter txd pair jitter into 100 ? load t ttx1 --8ns txd pair return to 50 mv after last positive transition t ttx2 --4.5s txd pair positive hold time at end of packet t ttx3 250 - - ns 10base-t receiver allowable received jitter at bit cell center t trx1 - - +/-13.5 ns allowable received jitter at bit cell boundary t trx2 - - +/-13.5 ns 10base-t link integrity first transmitted link pulse after last transmit- ted packet t ln1 15 16 17 ms time between transmitted link pulses t ln2 15 16 17 ms width of transmitted link pulses t ln3 60 - 200 ns minimum received link pulses separation t ln4 257ms maximum received link pulse separation t ln5 25 52 150 ms last receive activity to link fail (link loss timer) t ln6 50 52 150 ms 10base-t jabber/unjabber timing maximum transmit time - 105 - ms unjabber time - 406 - ms txd rxd linkled t ln1 t ln3 t ln2 t ln5 t ln4 t ln6 rxd t rtx1 t rtx2 t rtx3 t rtx4 carrier sense (internal) txd t ttx1 t ttx3 t ttx2
cs8952 8 crystallan? 100base-x and 10base-t transceiver 100base-x characteristics parameter symbol min typ max unit 100base-tx transmitter tx differential output voltage (peak) v op 0.95 - 1.05 v signal amplitude symmetry v sym 98 - 102 % signal rise/fall time t rf 3.0 - 5.0 ns rise/fall symmetry t rfs --0.5ns duty cycle distortion t dcd --+/-0.5ns overshoot/undershoot t os --5% transmit jitter t jt - 400 1400 ps tx differential output impedance z out -100-ohms 100base-tx receiver receive signal detect assert threshold - - 1.0 v p-p receive signal detect de-assert threshold 0.2 - - v p-p receive signal detect assert time - - 1000 s receive signal detect de-assert time - - 350 s 100base-fx transmitter tx_nrz+/- output voltage - low v 1 -1.830 - -1.605 v tx_nrz+/- output voltage - high v 2 -1.035 - -0.880 v signal rise/fall time t rf --1.6ns 100base-fx receiver rx_nrz+/- input voltage - low v 3 -1.830 - -1.605 v rx_nrz+/- input voltage - high v 4 -1.035 - -0.880 v common mode input range v cmip -3.56-v v 1 v 2 v dd 0 tx_nrz+/- v 3 v 4 rx_nrz+/- rx/tx signaling for 100base-fx
cs8952 crystallan? 100base-x and 10base-t transceiver 9 100base-tx mii receive timing - 4b/5b aligned modes parameter symbol min typ max unit rx_clk period t p -40-ns rx_clk pulse width t wl, t wh -20-ns rxd[3:0],rx_er/rxd4,rx_dv setup to rising edge of rx_clk t su 10 - - ns rxd[3:0],rx_er/rxd4,rx_dv hold from rising edge of rx_clk t hd 10 - - ns crstorxdlatency 4baligned 5b aligned t dlat 2 2 3-6 3-6 8 8 bt ? start of stream ? to crs asserted t crs1 -1011bt ? end of stream ? to crs de-asserted t crs2 --21bt ? start of stream ? to col asserted t col1 --11bt ? end of stream ? to col de-asserted t col2 --21bt rx_en asserted to rx_dv, rxd[3:0] valid t en -tbd-ns rx_en de-asserted to rx_dv, rxd[3:0]. rx_er/rxd4 in high impedance state t dis -tbd-ns rx_clk rxd[3:0], crs t crs1 t col2 t rlat start of stream end of stream rx_en rx+/- rx_dv in out in out out out out col t col1 t crs2 t hd t en t dis rx_er/rxd4 t wl t wh t p t su
cs8952 10 crystallan? 100base-x and 10base-t transceiver 100base-tx mii receive timing - 5b bypass align mode parameter symbol min typ max unit rx_clk period t p -40-ns rx_clk pulse width t wl, t wh -20-ns rxd[4:0]setuptorisingedgeofrx_clk t su 10 - - ns rxd[4:0] hold after rising edge of rx_clk t hd 10 - - ns start of 5b symbol to symbol output on rx[4:0] 5b mode t rlat 5-9bt rx_clk rxd[4:0], t rlat rx symbol 0 rx symbol n rx+/- in out out t hd t wl t wh t p t su rx symbol n-1 rx data 0 rx data 1
cs8952 crystallan? 100base-x and 10base-t transceiver 11 100base-tx mii transmit timing - 4b/5b align modes parameter symbol min typ max unit txd[3:0] setup to tx_clk high t su1 10 - - ns tx_en setup to tx_clk high t su2 10 - - ns txd[3:0] hold after tx_clk high t hd1 0- -ns tx_er hold after tx_clk high t hd2 0- -ns tx_en hold after tx_clk high t hd3 0- -ns tx_en ? high ? to crs asserted latency t crs1 -8bt tx_en ? low ? to crs de-asserted latency t crs2 -8bt tx_en ? high ? to tx+/- output (tx latency) t lat 678bt tx_clk tx_en txd[3:0], crs tx+/- t su2 t su1 t hd2 t hd1 t crs1 t crs2 t lat input/output input input output output tx_er/txd4 data in symbol out
cs8952 12 crystallan? 100base-x and 10base-t transceiver 100base-tx mii transmit timing - 5b bypass align mode parameter symbol min typ max unit txd[4:0] setup to tx_clk high t su1 10 - - ns txd[4:0] hold after tx_clk high t hd1 0- -ns tx_er hold after tx_clk high t hd2 0- -ns txd[4:0] sampled to tx+/- output (tx latency) t lat -67ns tx_clk txd[4:0] tx+/- t su1 t hd1 t lat symbol out input/output input output data in
cs8952 crystallan? 100base-x and 10base-t transceiver 13 10base-t mii receive timing parameter symbol min typ max unit rx_clk period t p -400-ns rx_clk pulse width t wl, t wh -200-ns rxd[3:0],rx_er,rx_dvsetuptorisingedgeof rx_clk t su 30 - - ns rxd[3:0], rx_er, rx_dv hold from rising edge of rx_clk t hd 30 - - ns rx data valid from crs t rlat -810bt rx+/- preamble to crs asserted t crs1 -57bt rx+/- end of packet to crs de-asserted t crs2 2.5 3 bt rx+/- preamble to col asserted t col1 0-7bt rx+/- end of packet to col de-asserted t col2 --3bt rx_en asserted to rx_dv, rxd[3:0], rx_er valid t en - - 60 ns rx_en de-asserted to rx_dv, rxd[3:0]. rx_er in high impedance state t dis - - 60 ns rx_clk rxd[3:0], crs t crs1 t col2 t rlat rx_en rx+/- rx_dv in out in out out out col t col1 t crs2 t hd t en t dis rx_er t wl t wh t p t su out
cs8952 14 crystallan? 100base-x and 10base-t transceiver 10base-t mii transmit timing parameter symbol min typ max unit txd[3:0] setup to tx_clk high t su1 10 - - ns tx_er setup to tx_clk high t su2 10 - - ns tx_en setup to tx_clk high t su3 10 - - ns txd[3:0] hold after tx_clk high t hd1 0- -ns tx_er hold after tx_clk high t hd2 0- -ns tx_en hold after tx_clk high t hd3 0- -ns tx_en ? high ? to crs asserted latency t crs1 0-4bt tx_en ? low ? to crs de-asserted latency t crs2 0-16bt tx_en ? high ? to tx+/- output (tx latency) t lat 6-14bt sqe timing col (sqe) delay after crs de-asserted t col 0.65 0.9 1.6 s col (sqe) pulse duration t colp 0.65 1.0 1.6 s tx_clk tx_en tx_er txd[3:0] crs tx+/- t su3 t su2 t su1 t hd3 t hd2 t hd1 t crs1 t crs2 t lat valid data input/output input input input output output tx_clk t sqe col t sqep input/output output sqe timing 10base-t transmit timing
cs8952 crystallan? 100base-x and 10base-t transceiver 15 10base-t serial receive timing parameter symbol min typ max unit rx+/- active to rxd[0] active t data - - 1200 ns rx+/- active to crs active t crs --600ns rxd[0] setup from rx_clk t rds 35 - - ns rxd[0] hold from rx_clk t rdh 50 - - ns rx_clk hold after crs off t rch 5- -ns rxd[0] throughput delay t rd --250ns crs turn off delay t crsoff --400ns rx_clk rxd[0] crs t crs rx+/- in out out t crsoff t hd t su out t data t rd t rch
cs8952 16 crystallan? 100base-x and 10base-t transceiver 10base-t serial transmit timing parameter symbol min typ max unit tx_en setup from tx_clk t ehch 10 - - ns tx_en hold after tx_clk t chel 10 - - ns txd[0] setup from tx_clk t dsch 10 - - ns txd[0] hold after tx_clk t chdu 10 - - ns transmit start-up delay t stud --500ns transmit throughput delay t tpd --500ns tx_clk tx_en txd[3:0] tx+/- t ehch t dsch t chel t chdu t stud valid data input/output input input output t pd
cs8952 crystallan? 100base-x and 10base-t transceiver 17 auto negotiation / fast link pulse timing parameter symbol min typ max unit flp burst to flp burst t btb 15 16 17 ms flp burst width t flpw -2-ms clock/data pulses per burst - 17 - 33 ea. clock/data pulse width t pw -100-ns clock pulse to data pulse t ctd 55.5 64 69.5 s clock pulse to clock pulse t ctc 111 128 139 s t flpw t btb clock pulse data pulse clock pulse t pw t ctd t ctc t pw tx+/- tx+/-
cs8952 18 crystallan? 100base-x and 10base-t transceiver serial management interface timing parameter symbol min typ max unit mdc period t p 60 - - ns mdc pulse width t wl, t wh 40 - 60 % mdio setup to mdc (mdio as input) t md1 10 - - ns mdio hold after mdc (mdio as input) t md2 10 - - ns mdc to mdio valid (mdio as output) t md3 0 - 40 ns mdc mdio mdio valid data direction: in or out of chip in in out t md1 t md2 t md3 valid data valid data
cs8952 crystallan? 100base-x and 10base-t transceiver 19 2. introduction the cs8952 is a complete physical-layer transceiv- er for 100base-tx and 10base-t applications. additionally, the cs8952 can be used with an ex- ternal optical module for 100base-fx. 2.1 high performance analog the highly integrated mixed-signal design of the cs8952 eliminates the need for external analog cir- cuitry such as external transmit or receive filters. the cs8952 builds upon cirrus logic?s experience in pioneering the high-volume manufacturing of 10base-t integrated circuits with ?true? internal filters. the cs8952, cs8920, cs8904, and cs8900 include fifth-order, continuous-time but- terworth 10base-t transmit and receive filters, al- lowing those products to meet 10base-t wave shape, emission, and frequency content require- ments without external filters. 2.2 low power consumption the cs8952 is implemented in low power cmos, consuming only 135 ma typically. three low-pow- er modes are provided to make the cs8952 ideal for power sensitive applications such as cardbus. 2.3 application flexibility the cs8952?s digital interface and operating modes can be tailored to efficiently support a wide variety of applications. for example, the media in- dependent interface (mii) supports 100base-tx, 100base-fx and 10base-t nic cards, switch ports and router ports. additionally, the low-laten- cy ?repeater? interface mode minimizes data delay through the cs8952, facilitating system compli- ance with overall network delay budgets. to sup- port 10base-t applications, the cs8952 provides a 10base-t serial port (seven-wire endec inter- face). 2.4 typical connection diagram figure 1 illustrates a typical mii to cs8952 appli- cation with twisted-pair and fiber interfaces. refer to the analog design considerations section for detailed information on power supply requirements and decoupling, crystal and magnetics require- ments, and twisted-pair and fiber transceiver con- nections. 3. functional description the cs8952 is a complete physical-layer transceiv- er for 100base-tx and 10base-t applications. it provides a physical coding sub-layer for com- munication with an external mac (media access controller). the cs8952 also includes a complete physical medium attachment layer and a 100base-tx and 10base-t physical medium dependent layer. additionally, the cs8952 pro- vides a pecl interface to an external optical mod- ule for 100base-fx applications. the primary digital interface to the cs8952 is an enhanced ieee 802.3 media independent interface (mii). the mii supports parallel data transfer, ac- cess to the cs8952 control and status registers, and several status and control pins. the cs8952's operating modes can be tailored to support a wide variety of applications, including low-latency 100base-tx repeaters, switches and mii-based network interface cards. for 100base-tx applications, the digital data in- terface can be either 4-bit parallel (nibbles) or 5-bit parallel (code-groups). for 10base-t applica- tions, the digital data format can be either 4-bit par- allel (nibbles) or one-bit serial. the cs8952 is controlled primarily by configura- tion registers via the mii management interface. additionally, a number of the most fundamental register bits can be set at power-up and reset time by connecting pull-up or pull-down resistors to ex- ternal pins. the cs8952's mii interface is enhanced beyond ieee requirements by register extensions and the addition of pins for mii_irq ,rx_en,andiso- def signals. the mii_irq pin provides an inter-
cs8952 20 crystallan? 100base-x and 10base-t transceiver vss18 res vss17 4.99 k ? 25 mhz xtal_i xtal_o 33 ? mdio 33 ? 33 ? 33 ? 33 ? 33 ? 33 ? mdc txd tx_er/txd[4] tx_en tx_clk rx_clk rxd[3]/phyad[3] rx_er/rxd[4]/phyad[4] rx_dv/mii_drv col/phyad0 crs/phyad[2] 4 mii i/f speed10 speed100 680 ? 680 ? 680 ? 680 ? 680 ? 680 ? 680 ? led1 led2 led3 led4 led5 vdd vdd_mii vdd_mii +5 v 10 f 0.1 f 10 f 0.1 f 11 rsvd vss test0 test1 7 21 0.1 f 0.1 f 51 ? 51 ? 8 7 51 ? 6 5 51 ? 4 3 2 1 51 ? 51 ? 75 ? 75 ? 0.01 f 2kv shld shld rj45 rx+ rx- tx+ tx- 130 ? 191 ? 82 ? 68 ? 0.1 f 63.4 ? 82 ? 82 ? +5 v +5 v 0.1 f 0.1 f 49.9 ? 49.9 ? 130 ? 130 ? sd+ td- td+ vcc vcc rd- rd+ vee vee fiber transceiver signal+ signal- tx_nrz- tx_nrz+ rx_nrz- rx_nrz+ an0 an1 nc nc cs8952 rx_en pwrdn repeater bpscr bp4b5b bpalign lpbk isodef 10bt_ser reset mii_irq control i/f lpstrt tcm txslew0 txslew1 nc nc 1.5 k ? vdd_mii 0.1 f 49.9 ? 49.9 ? +5 v 0.1 f 0.1 f 33 ? rxd[2] 33 ? rxd[1]/phyad[1] 33 ? rxd[0] vdd_mii 4.7 k 3 4.7 k ? 4.7 k ? figure 1. typical connection diagram
cs8952 crystallan? 100base-x and 10base-t transceiver 21 rupt signal to the controller when a change of state has occurred in the cs8952, eliminating the need for the system to poll the cs8952 for state changes. the rx_en signal allows the receiver outputs to be electrically isolated. the isodef pin controls the value of register bit isolate in the basic mode control register (address 00h) which in turn electrically isolates the cs8952's mii data path. 3.1 major operating modes the following sections describe the four major op- erating modes of the cs8952: - 100base-x mii modes (tx and fx) - 100base-x repeater modes - 10base-t mii mode - 10base-t serial mode the choice of operating speed (10 mb/s versus 100 mb/s) is made using the auto-negotiation input pins (an0, an1) and/or the auto-negotiation mii registers. the auto-negotiation capability also is used to select a duplex mode (full or half duplex). both speed and duplex modes can either be forced or negotiated with the far-end link partner. the digital interface mode (mii, repeater, or 10base-t serial) is selected by input pins bpalign, bp4b5b and 10bt_ser as shown in table 1 . speed and duplex selection are made through the an[1:0] pins as shown in table 5 . 3.1.1 100base-x mii application (tx and fx) the cs8952 provides an ieee 802.3-compliant mii interface. data is transferred across the mii in four-bit parallel (nibble) mode. tx_clk and rx_clk are nominally 25 mhz for 100base-x. the 100base-x mode includes both the tx and fx modes, as determined by pin bpscr (bypass scrambler), or the bpscr bit (bit 13) in the loop- back, bypass, and receiver error mask register (address 18h). in fx mode, an external optical module is connected to the cs8952 via pins tx_nrz+, tx_nrz-, rx_nrz+, rx_nrz-, signal+, and signal-. in fx mode, the mlt- 3/nrzi conversion blocks and the scrambler/de- scrambler are bypassed. 3.1.1.1 symbol encoding and decoding in 100base-x modes, 4-bit nibble transmit data is encoded into 5-bit symbols for transmission onto the media as shown in tables 2 and 3 . the encod- ing is necessary to allow data and control symbols to be sent consecutively along the same media transparent to the mac layer. this encoding caus- es the symbol rate transmitted across the wire (125 symbols/second) to be greater than the actual data rate of the system (100 symbols/second). operating mode bpalign bp4b5b 10bt_ser 100base-x mii 0 0 0 10base-t mii 0 0 0 table 1. 100base-x repeater 1don ? t care 0 01 0 10base-t serial don ? t care don ? t care 1 operating mode bpalign bp4b5b 10bt_ser table 1. data and control codes (rx_er = 0 or tx_er = 0) name 5-bit symbol 4-bit nibble comments data (note 1 ) 0 11110 0000 1 01001 0001
cs8952 22 crystallan? 100base-x and 10base-t transceiver table 2. 4b5b symbol encoding/decoding 2 10100 0010 3 10101 0011 4 01010 0100 5 01011 0101 6 01110 0110 7 01111 0111 8 10010 1000 9 10011 1001 a 10110 1010 b 10111 1011 c 11010 1100 d 11011 1101 e 11100 1110 f 11101 1111 control (note 2 ) i 11111 0101 idle (note 3 ) j 11000 0101 first start of stream symbol k 10001 0101 second start of stream symbol t 01101 0000 first end of stream symbol r 00111 0000 second end of stream symbol 1. data code groups are indicated by rx_dv = 1 2. control code groups are inserted automatically during transmission in response to tx_en. they are not generated through any combination of txd[3:0] or tx_er. 3. idle is indicated by rx_dv = 0. code violations (rx_er = 1 or tx_er = 1) name 5-bit symbol normal mode 4-bit nibble error report mode 4-bit nibble comments control (note 1 ) i 11111 0000 0000 this portion of the table relates received 5-bit symbols to received 4-bit nibbles only. the control code groups may not be transmitted in the data portion of the frame. j 11000 0000 0000 k 10001 0000 0000 t 01101 0000 0000 r 00111 0000 0000 code violations h 00100 0000 0000 v0 00000 0110 or 0101 (note 2 ) 0001 v1 00001 0110 or 0101 (note 2 ) 0111 v2 00010 0110 or 0101 (note 2 ) 1000 v3 00011 0110 or 0101 (note 2 ) 1001 v4 00101 0110 or 0101 (note 2 ) 1010 v5 00110 0110 or 0101 (note 2 )1011 data and control codes (rx_er = 0 or tx_er = 0) name 5-bit symbol 4-bit nibble comments
cs8952 crystallan? 100base-x and 10base-t transceiver 23 table3. 4b5bcodeviolationdecoding 3.1.1.2 100 mb/s loopback one of two internal 100base-tx loopback modes can be selected. local loopback redirects the txd[3:0] input data to rxd[3:0] data outputs through the 4b5b coders and scramblers. local loopback is selected by asserting pin lpbk, by set- ting the lpbk bit (bit 14) in the basic mode con- trol register (address 00h) or by setting bits 8 and 11 in the loopback, bypass, and receiver error mask register (address 18h) as shown in table 4 . remote loopback redirects the analog line interface inputs to the analog line driver outputs. remote loopback is selected by setting bit 9 in the loop- back, bypass, and receiver error mask register (address 18h) as shown in table 4 . when changing between local and non-loopback modes, the data on rxd[3:0] will be undefined for approximately 330 s. 3.1.2 100base-x repeater application the cs8952 provides two low latency modes for repeater applications. these are selected by assert- ing either pin bpalign or bp4b5b. both pins have the effect of bypassing the 4b5b encoder and decoder. bypassing the coders decreases latency, and uses a 5-bit wide parallel code group interface on pins rxd[4:0] and txd[4:0] instead of the 4- bit wide mii nibble interface on pins rxd[3:0] and txd[3:0]. in repeater mode, pin rx_er is rede- fined as the fifth receive data bit (rxd4), and pin tx_er is redefined as the fifth transmit data bit (txd4). bpalign can also be selected by setting bit 12 in loopback, bypass, and receiver error mask reg- ister (address 18h). bp4b5b can be selected by set- ting bit 14 of the same register. pin bpalign causes more of the cs8952 to be bypassed than the bp4b5b pin. bpalign also by- passes the scrambler/descrambler, and the nrzi to nrz converters (see figure 1 ). also, for repeater applications, pin repeater should be asserted to redefine the function of the crs (carrier sense) pin. the repeater function may also be invoked by setting bit 12 in the pcs sublayer configuration register (address 17h). for repeater applications, the rx_en pin can be used to gate the receive data pins (rxd[4:0], v6 01000 0110 or 0101 (note 2 )1100 v7 01100 0110 or 0101 (note 2 )1101 v8 10000 0110 or 0101 (note 2 )1110 v9 11001 0110 or 0101 (note 2 ) 1111 1. control code groups become violations when found in the data portion of the frame. 2. invalid code groups are mapped to 5h unless the code error report select bit in the loopback, bypass, and receiver error mask register (address 18h) is set, in which case invalid code groups are mapped to 6h. code violations (rx_er = 1 or tx_er = 1) name 5-bit symbol normal mode 4-bit nibble error report mode 4-bit nibble comments remote loopback (bit 9) pmd loopback (bit 8) function 0 0 no loopback 0 1 local loopback (toward mii) 1 0 remote loopback (toward line) 1 1 operation is undefined table 4.
cs8952 24 crystallan? 100base-x and 10base-t transceiver rx_clk, rx_dv, col, and crs) onto a shared, external repeater system bus. 3.1.3 10base-t mii application the digital interface used in this mode is the same as that used in the 100base-x mii mode except that tx_clk and rx_clk are nominally 2.5 mhz. the cs8952 includes a full-featured 10base-t in- terface, as described in the following sections. 3.1.3.1 full and half duplex operation the 10base-t function supports full and half du- plex operation as determined by pins an[1:0] and/or the corresponding mii register bits. (see ta- ble 5 ). 3.1.3.2 collision detection if half duplex operation is selected, the cs8952 de- tects a 10base-t collision whenever the receiver and transmitter are active simultaneously. when a collision is present, the collision is reported on pin col. collision detection is undefined for full-du- plex operation. 3.1.3.3 jabber the jabber timer monitors the transmitter and dis- ables the transmission if the transmitter is active for greater than approximately 105 ms. the transmitter stays disabled until approximately 406 ms after the internal transmit request is no longer enabled. 3.1.3.4 link pulses to prevent disruption of network operation due to a faulty link segment, the cs8952 continually moni- tors the 10base-t receive pair (rxd+ and rxd-) for packets and link pulses. after each packet or link pulse is received, an internal link-loss timer is started. as long as a packet or link pulse is received before the link-loss timer finishes (between 50 and 100 ms), the cs8952 maintains normal operation. if no receive activity is detected, the cs8952 disables packet transmission to prevent ?blind? transmis- sions onto the network (link pulses are still sent while packet transmission is disabled). to reactivate transmission, the receiver must detect a single pack- et (the packet itself is ignored), or two normal link pulses separated by more than 6 ms and no more than 50 ms. the cs8952 automatically checks the polarity of the receive half of the twisted pair cable. to detect a reversed pair, the receiver examines received link pulses and the end-of-frame (eof) sequence of incoming packets. if it detects at least one reversed link pulse and at least four frames in a row with negative polarity after the eof, the receive pair is considered reversed. if the polarity is reversed and bit 1 of the 10base-t configuration register (ad- dress 1ch), is set, the cs8952 automatically cor- rects a reversal. in the absence of transmit packets, the transmitter generates link pulses in accordance with section 14.2.1.1 of the ethernet standard. trans- mitted link pulses are positive pulses, one bit time wide, typically generated at a rate of one every 16 ms. the 16 ms timer also starts whenever the transmitter completes an end-of-frame (eof) se- quence. thus, a link pulse will be generated 16 ms after an eof unless there is another transmitted packet. 3.1.3.5 receiver squelch the 10base-t squelch circuit determines when valid data is present on the rxd+/rxd- pair. in- coming signals passing through the receive filter are tested by the squelch circuit. any signal with amplitude less than the squelch threshold (either positive or negative, depending on polarity) is re- jected. 3.1.3.6 10base-t loopback when loopback is selected, the txd[3:0] pins are looped back into the rxd[3:0] pins through the
cs8952 crystallan? 100base-x and 10base-t transceiver 25 manchester encoder and decoder. selection is made via: - setting bit 14 in the basic mode control register (address 00h) or - setting bits 8 and 11 in the loopback, by- pass, and receiver error mask register (address 18h) or - asserting the lpbk pin. 3.1.3.7 carrier detection the carrier detect circuit informs the mac that val- id receive data is present by asserting the carrier sense signal (crs) as soon it detects a valid bit pat- tern (1010b or 0101b for 10base-t). during nor- mal packet reception, crs remains asserted while the frame is being received, and is de-asserted within 2.3 bit times after the last low-to-high tran- sition of the end-of-frame (eof) sequence. when- ever the receiver is idle (no receive activity), crs is de-asserted. 3.1.4 10base-t serial application this mode is selected when pin 10bt_seris as- serted during power-up or reset, and operates simi- lar to the 10base_t mii mode except that data is transferred serially on pins rxd0 and txd0 using a10mhzrx_clkandtx_clk.receivedatais framed by crs rather than rx_dv. 3.2 auto-negotiation the cs8952 supports auto-negotiation, which is the mechanism that allows the two devices on ei- ther end of an ethernet link segment to share infor- mation and automatically configure both devices for maximum performance. when configured for auto-negotiation, the cs8952 will detect and auto- matically operate full-duplex at 100 mb/s if the de- vice on the other end of the link segment also supports full-duplex, 100 mb/s operation, and auto-negotiation. the cs8952 auto-negotiation ca- pability is fully compliant with the relevant por- tions of section 28 of the ieee 802.3u standard. the cs8952 can auto-negotiate both operating speed (10 versus 100 mb/s), duplex mode (half du- plex versus full duplex), and flow control (pause frames), or alternatively can be set not to negotiate. at power-up and reset times, the auto-negotiation mode is selected via the auto-negotiation input pins (an[1:0]). this selection can later be changed us- ing the auto-negotiation advertisement register (address 04h). pins an[1:0] are three level inputs, and have the function shown in table 5 .
cs8952 26 crystallan? 100base-x and 10base-t transceiver auto-negotiation encapsulates information within a burst of closely spaced link integrity test pulses, referred to as a fast link pulse (flp) burst. the flp burst consists of a series of link integrity pulses which form an alternating clock / data se- quence. extraction of the data bits from the flp burst yields a link code word which identifies the capability of the remote device. in order to support legacy 10 and 100 mb/s devic- es, the cs8952 also supports parallel detection. in parallel detection, the cs8952 monitors activity on the media to determine the capability of the link partner even without auto-negotiation having oc- curred. 3.3 reset operation reset occurs in response to six different conditions: 1) there is a chip-wide reset whenever the re- set pin is high for at least 200 ns. during a chip-wide reset, all circuitry and registers in the cs8952 are reset. 2) when power is applied, the cs8952 maintains reset until the voltage at the vdd supply pins reaches approximately 3.6 v. the cs8952 comes out of reset once vdd is greater than ap- proximately 3.6 v and the crystal oscillator has stabilized. 3) there is a chip-wide reset whenever the re- set bit (bit 15 of the basic mode control reg- ister (address 00h)) is set. 4) digital circuitry is reset whenever bit 0 of the pcs sub-layer configuration register (ad- dress 17h) is set. analog circuitry is unaffected. 5) analog circuitry is reset and recalibrated when- ever the cs8952 enters or exits the power- down state, as requested by pin pwrdn. 6) analog circuitry is reset and recalibrated when- ever the cs8952 changes between 10 mb/s and 100 mb/s modes. after a reset, the cs8952 latches the signals on var- ious input pins in order to initialize key registers and goes through a self configuration. this in- cludes calibrating on-chip analog circuitry. time required for the reset calibration is typically 40 ms. external circuitry may access registers internal to the cs8952 during this time. reset and calibration complete is indicated when bit 15 of the basic mode control register (address 00h) is clear. 3.4 led indicators the ledx , spd100, and spd10 output pins pro- vide status information that can be used to drive leds or can be used as inputs to external control circuitry. indication options include: receive activ- ity, transmit activity, collision, carrier sense, polar- ity ok, descrambler synchronization status, auto- negotiation status, speed (10 vs. 100), and duplex mode. 4. media independent interface (mii) the media independent interface (mii) provides a simple interconnect to an external media access controller (mac). this connection may be chip to chip, motherboard to daughterboard, or a connec- tion between two assemblies attached by a limited length of shielded cable and an appropriate connec- tor. the mii interface uses the following pins: an1 an0 forced/ auto speed (mb/s) full/half duplex low floating forced 10 half high floating forced 10 full floating low forced 100 half floating high forced 100 full floating floating auto-neg 100/10 full/half low low auto-neg 10 half low high auto-neg 10 full high low auto-neg 100 half high high auto-neg 100 full table 5.
cs8952 crystallan? 100base-x and 10base-t transceiver 27 status pins - col - collision indication, valid only for half duplex modes. - crs - carrier sense indication serial management pins - mdio - a bi-directional serial data path - mdc - clock for mdio (16.7 mhz max) - mii_irq - interrupt indicating change in the interrupt status register (address 11h) receive data pins - rxd[3:0] - parallel data output path - rx_clk - recovered clock output - rx_dv - indicates when receive data is present and valid - rx_er - indicates presence of error in re- ceived data - rx_en - can be used to tri-state receiver output pins transmit data pins - txd[3:0] - parallel data input path - tx_clk - transmit clock - tx_en - indicates when transmit data is present and valid - tx_er - request to transmit a 100base- t halt symbol, ignored for 10base-t operation. the interface uses ttl signal levels, which are compatible with devices operating at a nominal supply voltage of either 5.0 or 3.3 volts. it is capa- ble of supporting either 10 mb/s or 100 mb/s data rates transparently. that is, all signaling remains identical at either data rate; only the nominal clock frequency is changed. 4.1 mii frame structure data frames transmitted through the mii have the following format: each frame is preceded by an inter-frame gap. the inter-frame gap is an unspecified time during which no data activity occurs on the media as indi- cated by the de-assertion of crs for the receive path and tx_en for the transmit path. the preamble consists of seven bytes of 10101010. the start of frame delimiter consists of a single byte of 10101011. data may be any number of bytes. the end of frame delimiter is conveyed by the de- assertion of rx_dv and tx_en for receive and transmit paths, respectively. transmission and/or reception of each byte of data is done one nibble at a time in the following order: 4.2 mii receive data the presence of recovered data on the rxd[3:0] bus is indicated by the assertion of rx_dv. rx_dv will remain asserted from the beginning of the preamble (or start of frame delimiter if pream- ble is not used) to the end of frame delimiter. once rx_dv is asserted, valid data will be driven preamble (7 bytes) start of frame delimiter (1 byte) data end of frame delimiter mii lsb msb d0 d1 d2 d3 nibble stream d0 mac?s serial bit stream first bit first second nibble nibble d1 d2 d3 d4 d5 d6 d7 lsb msb
cs8952 28 crystallan? 100base-x and 10base-t transceiver onto rxd[3:0] synchronously with respect to rx_clk. receive errors are indicated during frame reception by the assertion of rx_er. it indicates that an error was detected somewhere in the frame currently be- ing transferred across the mii. rx_er will transi- tion synchronously with respect to the rx_clk, and will be held high for one cycle for each error re- ceived. it is up to the mac to ensure that a crc er- ror is detected in that frame by the logical link control. figure 2 illustrates reception without er- rors, and figure 3 illustrates reception with errors. 4.3 mii transmit data tx_en is used by the mac to signal to the cs8952 that valid nibbles of data are being present- ed across the mii via txd[3:0]. tx_en must be asserted synchronously with the first nibble of pre- amble, and must remain asserted as long as valid data is being presented to the mii. tx_en must be de-asserted within one tx_clk cycle after the last nibble of data (crc) has been presented to the cs8952. when tx_en is not as- serted, data on txd[3:0] is ignored. transmit errors should be signaled by the mac by asserting tx_er for one or more tx_clk cycles. tx_er must be synchronous with tx_clk. this will cause the cs8952 to replace the nibble with a halt symbol in the frame being transmitted. this invalid data will be detected by the receiving phy and flagged as a bad frame. figure 4 illustrates transmission without errors, and figure 5 illustrates transmission with errors. 4.4 mii management interface the cs8952 provides an enhanced ieee 802.3 mii management interface. the interface consists of three signals: a bi-directional serial data line (mdio), a data clock (mdc), and an optional in- terrupt signal (mii_irq ). the management inter- facecanbeusedtoaccessstatusandcontrol registers internal to the cs8952. the cs8952 im- plements an extended set of 16-bit mii registers. eight of the registers are defined by the ieee 802.3 rx_clk rx_dv rxd[3:0] rx_er preamble/sfd data figure 2. reception without errors rx_clk rx_dv rxd[3:0] rx_er preamble/sfd data xx data figure 3. reception with errors
cs8952 crystallan? 100base-x and 10base-t transceiver 29 specification, while the remaining registers provide enhanced monitoring and control capabilities. as many as 31 devices may share a single manage- ment interface. a unique five-bit phy address is associated with each device, with all devices re- sponding to phy address 00000. the cs8952 de- termines its phy address at power-up or reset through the phyad[4:0] pins. 4.5 mii management frame structure frames transmitted through the mii management interface have the following format (table 6 ): when the management interface is idle, the mdio signal will be tri-stated, and the mac is required to keep mdio pulled to a logic one. at the beginning of each transaction, the mac will typically send a sequence of 32 contiguous logic one bits on mdio with 32 corresponding clock cycles on mdc to provide the cs8952 with a pat- tern that it can use to establish synchronization. optionally, the cs8952 may be configured to oper- ate without the preamble through bit 9 of the pcs sub-layer configuration register (address 17h). the start of frame is indicated by a 01 bit pattern. tx_clk tx_en txd[3:0] tx_er preamble/sfd data figure 4. transmission without errors tx_clk tx_en txd[3:0] tx_er preamble/sfd data halt figure 5. transmission with errors preamble (32 bits) start of frame (2 bits) opcode (2 bits) phy address (5 bits) register address (5 bits) turnaround (2 bits) data (16 bits) idle table 6. format for frame transmitted through the mii management interface
cs8952 30 crystallan? 100base-x and 10base-t transceiver a read transaction is indicated by an opcode of 10 andawriteby01. the phy address is five bits, with the most signif- icant bit sent first. if the phy address included in the frame is not 00000 or does not match the phy- ad field of the self status register (address 19h), the rest of the frame is ignored. the register address is five bits, with the most sig- nificant bit sent first, and indicates the cs8952 reg- ister to be written to/read from. the turnaround time is a two bit time spacing be- tween when the mac drives the last register ad- dress bit onto mdio and the data field of a management frame in order to avoid contention during a read transaction. for a read transaction, the mac should tri-state the mdio pin beginning on the first bit time, and the cs8952 will begin driving the mdio signal to a logic zero during the second bit time. during write transactions, since the mdio direction does not need to be re- versed, the mac will drive the mdio to a logic one for the first bit time and a logic zero for the second. the data field is always 16 bits in length, with the most significant bit sent first. 5. configuration the cs8952 can be configured in a variety of ways. all control and status information can be accessed via the mii serial management interface. addi- tionally, many configuration options can be set at power-up or reset times via individual control lines. some configuration capabilities are available at any time via individual control lines. 5.1 configuration at power-up/reset time at power-up and reset time, the following pins are 5.2 configuration via control pins the following pins are for dedicated control signals and can be used at any time to configure the cs8952. 5.3 configuration via the mii the cs8952 supports configuration by software control through the use of 16-bit configuration and status registers accessed via the mdio/mdc pins (mii management interface). the first seven regis- ters are defined by the ieee 802.3 specification. additional registers extend the register set to pro- vide enhanced monitoring and control capabilities. 6. cs8952 registers the cs8952 register set is comprised of the 16-bit status and control registers described below. a de- tailed description each register follows. pin name function 10bt_ser select 10base-t serial mode an[1:0] select auto-negotiation mode bp4b5b bypass 4b5b coders bpalign bypass 4b5b coders and scramblers bpscr bypass scramblers, enter fx mode isodef electrically isolate mii after reset lpstrt start in low power mode phyad[4:0] set mii phy address repeater control definition of crs pin, enable carrier integrity monitor and sqe func- tion mii_drv set mii driver strength tcm set tx_clk mode txslew[1:0] set 100base-tx transmitter output slew rate pin name function lpbk enter loopback mode pwrdn enter power-down mode reset reset register address description type 0h basic mode control register read/write 1h basic mode status register read-only
cs8952 crystallan? 100base-x and 10base-t transceiver 31 2h phy identifier #1 read-only 3h phy identifier #2 read-only 4h auto-negotiation advertisement register read/write 5h auto-negotiation link partner ability register read-only 6h auto-negotiation expansion register read-only 7h auto-negotiation next page transmit register read/write 8h through fh reserved by ieee 802.3 working group - 10h interrupt mask register read/write 11h interrupt status register read-only 12h disconnect count register read-only 13h false carrier count register read-only 14h scrambler key initialization register read/write 15h receive error count register read-only 16h descrambler key initialization register read/write 17h pcs sub-layer configuration register read/write 18h loopback, bypass and receiver error mask register read/write 19h self-status register read/write 1ah reserved - 1bh 10base-t status register read-only 1ch 10base-t configuration register read/write 1dh through 1fh reserved - register address description type
cs8952 32 crystallan? 100base-x and 10base-t transceiver 6.1 basic mode control register - address 00h 15 14 13 12 11 10 9 8 software reset loopback speed selection auto-neg enable power down isolate restart auto-neg duplex mode 76543210 collision test reserved bit name type reset description 15 software reset read/set 0 setting this bit performs a chip-wide reset. all status and control registers are set to their default states, and the analog circuitry is re-calibrated. this bit is an act-once bit which is cleared once the reset and re- calibration have completed. this bit will also be set automatically while the analog circuitry is reset and re-calibrated during mode changes. 14 loopback read/write 0 when set, the cs8952 is placed in a loop back mode. any data sent on the transmit data path is returned on the receive data path. loopback mode is entered regardless of whether 10 mb/s or 100 mb/s operation has been configured. this bit will be set upon the assertion of the lpbk pin, and will be automatically cleared upon its deas- sertion. 13 speed selection read/write if auto-negotiation is enabled via the an[1:0] pins, reset to 1; otherwise, reset to 0 when bit 12 is clear, setting this bit configures the cs8952 for 100 mb/s operation. clearing this bit sets the configuration at 10 mb/s. when bit 12 is set, this bit is ignored. 12 auto-neg enable read/write if auto-negotiation is enabled via the an[1:0] pins, reset to 1; otherwise, reset to 0 setting this bit enables the auto-negotiation process. when this bit is set, bits 13 and 8 have no affect on the link configuration. the link configuration is deter- mined by the auto-negotiation process. clearing this bit disables auto-negotiation. 11 power down read/write 0 when this bit is set, the cs8952 enters a low power consumption state. clearing this bit allows normal operation. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 10 isolate read/write if phyad = 00000, reset to 1; otherwise reset to the value on the isodef pin setting this bit causes the mii data path to be electri- cally isolated by tri-stating all data outputs (i.e. tx_clk, rx_clk, rx_dv, rx_er, rxd[3:0], col, and crs). in addition the cs8952 will not respond to the txd[3:0], tx_en, and tx_er inputs. it will, how- ever, respond to mdio and mdc. clearing this bit allows normal operation.
cs8952 crystallan ? 100base-x and 10base-t transceiver 33 9 restart auto-neg read/set 0 setting this bit causes auto-negotiation to be restarted. it is an act-once bit which is cleared once auto-negotiation has begun. clearing this bit has no effect on the auto-negotiation process. 8 duplex mode r/w if auto-negotiation is enabled via the an[1:0] pins, reset to 0; otherwise, reset to 1 when bit 12 is clear, this bit controls the full- duplex/half-duplex operation of the part. when set, the part is configured for full-duplex operation, and when clear the part is configured for half duplex operation. the setting of this bit is superseded by auto-negotiation, and thus has no effect if bit 12 is set. 7 collision test r/w 0 when set, the col pin will be asserted within 10 bit times in response to the assertion of tx_en. upon the deassertion of tx_en, col will be deasserted within 4 bit times. when collision test is clear, col functions normally. 6:0 reserved read only 000 0000 bit name type reset description
cs8952 34 crystallan ? 100base-x and 10base-t transceiver 6.2 basic mode status register - address 01h 15 14 13 12 11 10 9 8 100base-t4 100base-tx/ full duplex 100base-tx/ half duplex 10base-t/ full duplex 10base-t/ half duplex reserved 76543210 reserved mf preamble suppression auto-neg complete remote fault auto-neg ability link status jabber detect extended capability bit name type reset description 15 100base-t4 read only 0 the cs8952 does not support 100base-t4 opera- tion, so this bit will always read 0. 14 100base-tx/full duplex read only 1 when this bit is set, it indicates that the cs8952 is capable of 100base-tx full-duplex operation. this bit reflects the status of the 100base-tx/full-duplex bit in the auto-negotiation advertisement register (address 04h). 13 100base-tx/half duplex read only 1 when this bit is set, it indicates that the cs8952 is capable of 100base-tx half-duplex operation. this bit reflects the status of the 100base-tx/half duplex bit in the auto-negotiation advertisement register (address 04h). 12 10base-t/full duplex read only 1 when this bit is set, it indicates that the cs8952 is capable of 10base-t full-duplex operation. this bit reflects the status of the 10base-t/full duplex bit in the auto-negotiation advertisement register (address 04h). 11 10base-t/half duplex read only 1 when this bit is set, it indicates that the cs8952 is capable of 10base-t half-duplex operation. this bit reflects the status of the 10base-t/half duplex bit in the auto-negotiation advertisement register (address 04h). 10:7 reserved read only 0000 6 mf preamble sup- pression read only 1 when set, this bit indicates that the cs8952 is capa- ble of accepting management frames regardless of whether they are preceded by the preamble pattern. when clear, it indicates that the management frame must be preceded by the preamble pattern to be con- sidered valid. this bit reflects the status of the mr preamble enable bit in the pcs sub-layer configu- ration register (address 17h). 5 auto-neg complete read only 0 this bit is set to a 1 when the auto-negotiation pro- cess has completed. this is an indication that data is valid in the auto-negotiation advertisement register (address 04h), the auto-negotiation link partner ability register (address 05h), and the auto-negotia- tion expansion register (address 06h). 4 remote fault read only 0 when auto-negotiation is enabled, this bit is set if the remote fault bit is set in the auto-negotiation link partner ability register (address 05h). when auto- negotiation is disabled, this bit will be set when a far- end fault indication for 100base-tx is detected.
cs8952 crystallan ? 100base-x and 10base-t transceiver 35 3 auto-neg ability read only 1 this bit indicates that the cs8952 has auto-negotia- tion capability. therefore this bit will always read back a value of 1. 2 link status read only 0 when set, this bit indicates that a valid link has been established. upon a link failure, this bit is cleared and latched. it will remain cleared until this register is read. 1 jabber detect read only 0 in 10base-t mode, if the last transmission is longer than 105 ms, then the packet output is terminated by the jabber logic and this bit is set. if jabberie (inter- rupt mask register (address 10h), bit 3) is set, an mii interrupt will be generated. this bit is implemented with a latching function so that the occurrence of a jabber condition causes it to become set until it is cleared by a read to this regis- ter, a read to the interrupt status register (address 11h), or a reset. no jabber detect function has been defined for 100base-tx. 0 extended capability read only 1 this bit indicates that an extended register set may be accessed (registers beyond address 01h). this bit always reads back a value of 1. bit name type reset description
cs8952 36 crystallan ? 100base-x and 10base-t transceiver 6.3 phy identifier, part 1 - address 02h 15 14 13 12 11 10 9 8 organizationally unique identifier: bits[3:10] 76543210 organizationally unique identifier: bits[11:18] bit name type reset description 15:0 organizationally unique identifier (bits 3:18) read/write 001ah this identifier is assigned to phy manufacturers by the ieee. its intention is to provide sufficient informa- tion to support 10/100 management as defined in clause 30.1.2 of the ieee 802.3 specification. this register contains bits [3:18] of the oui. bit 3 of the oui is located in bit 15 of the phy identifier, bit 4 of the oui is in bit 14, and so on. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 crystallan ? 100base-x and 10base-t transceiver 37 6.4 phy identifier, part 2 - address 03h 15 14 13 12 11 10 9 8 organizationally unique identifier - bits[19:24] part number 76543210 part number revision number bit name type reset description 15:10 organizationally unique identifier (bits 19:24) read/write 00 1000 this identifier is assigned to phy manufacturers by the ieee. its intention is to provide sufficient informa- tion to support 10/100 management as defined in clause 30.1.2 of the ieee 802.3 specification. this register contains bits [19:24] of the oui. bit 19 of the oui is located in bit 15 of this register, bit 20 of the oui is in bit 14, and so on. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 9:4 part number read/write 10 0000 these bits indicate the cs8952 part number. it has been set to a value of 100000. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 3:0 revision number read/write 0001 these bits indicate the cs8952 part revision. rev. a 0000 rev. b 0001 etc. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 38 crystallan ? 100base-x and 10base-t transceiver 6.5 auto-negotiation advertisement register - address 04h 15 14 13 12 11 10 9 8 next page acknowledge remote fault technology ability field 76543210 technology ability field protocol selector field bit name type reset description 15 next page read/write 0 when set, this bit enables the ability to exchange next-pages with the link partner. this bit should be cleared if it is not desired to engage in next page exchange. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 14 acknowledge read only 0 when set, this bit indicates consistent reception of the link partner ? s data. 13 remote fault read/write 0 this bit may be used to indicate a fault condition to the link partner. setting this bit will signal to the link partner that a fault condition has occurred. 12:5 technology ability field read/write 0000 1111 this field determines the advertised capabilities of the cs8952 as shown below. when the bit is set, the corresponding technology will be advertised during auto-negotiation. bit capability 12 reserved 11 reserved 10 pause operation for full duplex links. set only if supported by the host mac. 9 100base-t4 (note: this technology is not supported and can not be set. 8 100base-tx full duplex 7 100base-tx half duplex 6 10base-t full duplex 5 10base-t half duplex 4:0 protocol selector field read/write 0 0001 this field is used to identify the type of message being sent by auto-negotiation. this field defaults to a value of ? 00001 ? for ieee 802.3 messages.
cs8952 crystallan ? 100base-x and 10base-t transceiver 39 6.6 auto-negotiation link partner ability register - address 05h 15 14 13 12 11 10 9 8 next page acknowledge remote fault technology ability field 76543210 technology ability field protocol selector field bit name type reset description 15 next page read only 0 when set, this bit indicates that the link partner is capable of participating in the next page exchange. 14 acknowledge read only 0 when set, this bit indicates that the link partner has received consistent data from the cs8952. 13 remote fault read only 0 this bit indicates that a fault condition occurred on the far end. when this bit is set and auto-negotiation is enabled, the remote fault bit in the basic mode status register (address 01h) will also be set. 12:5 technology ability field read only 0000 0000 this field indicates the advertised capabilities of the link partner as shown below. when the bit is set, the corresponding technology has been advertised dur- ing auto-negotiation. bit capability 12 reserved 11 reserved 10 pause operation for full duplex links. 9 100base-t4 (note: this technology is not 8 100base-tx full duplex 7 100base-tx half duplex 6 10base-t full duplex 5 10base-t half duplex 4:0 protocol selector field read only 0 0000 this field is used to identify the type of message being received during auto-negotiation.
cs8952 40 crystallan ? 100base-x and 10base-t transceiver 6.7 auto-negotiation expansion register - address 06h 15 14 13 12 11 10 9 8 reserved 76543210 reserved parallel detection fault link partner next page able next page able page received link partner auto-neg able bit name type reset description 15:5 reserved read only 000 0000 0000 4 parallel detection fault read only 0 when set, this bit indicates an error condition in which both the 10base-t and 100base-tx links came up valid, or that one of the technologies estab- lished a link but was unable to maintain the link. this bit is self-clearing. 3 link partner next page able read only 0 when set, this bit indicates that the link partner is capable of next page exchange. 2 next page able read only 1 this bit is a status bit which indicates to the manage- ment layer that the cs8952 supports next page capability. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 1 page received read only 0 when set, this bit indicates that a valid word of auto- negotiation data has been received and its integrity verified. the first page of data will consist of the base page, and all successive pages will consist of next page data. this bit is self-clearing. 0 link partner auto- neg able read only 0 when set, this bit indicates that the link partner has auto-negotiation capability.
cs8952 crystallan ? 100base-x and 10base-t transceiver 41 6.8 auto-negotiation next-page transmit register - address 07h 15 14 13 12 11 10 9 8 next page acknowledge message page acknowledge 2 toggle message/unformatted code field 76543210 message/unformatted code field bit name type reset description 15 next page read/write 0 when set, this bit indicates that more next pages fol- low. when clear, the current page is the last page of data to be sent. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 14 acknowledge read only 0 this bit is used for link code word verification. when set, it indicates that consistent data has been successfully read from the link partner. 13 message page read/write 1 when set, this bit indicates that the data in the mes- sage/unformatted code field is one of the pre- defined message pages. when low, the data is unformatted data. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 12 acknowledge 2 read/write 0 when set, this bit indicates to the link partner that the cs8952 can comply with the last received message. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 11 toggle read only 0 this bit is used to maintain synchronization with the link partner during next page exchange. 10:0 message/unformat- ted code field read/write 000 0000 0001 this field contains the 11 bit data for the message or unformatted page. it defaults to the null message. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 42 crystallan ? 100base-x and 10base-t transceiver 6.9 interrupt mask register - address 10h this register indicates which events will cause an interrupt event on the mii_irq pin. each bit acts as an enable to the interrupt. thus, when set, the event will cause the mii_irq pintobeasserted.when clear, the event will not affect the mii_irq pin, but the status will still be reported via the interrupt sta- tus register (address 11h). 15 14 13 12 11 10 9 8 cim link unstable link status change descrambler lock change premature end error dcr rollover fccr rollover recr rollover remote loopback fault 76543210 reset complete jabber detect auto-neg complete parallel detection fault parallel fail remote fault page received reserved bit name type reset description 15 cim link unstable read/write 0 when set, an interrupt will be generated if an unsta- ble link condition is detected by the carrier integrity monitor function. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 14 link status change read write 1 when set, an interrupt will be generated each time the cs8952 detects a change in the link status. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 13 descrambler lock change read/write 0 when set, an interrupt will be generated each time the 100base-tx receive descrambler loses or regains synchronization with the far-end. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 12 premature end error read/write 0 when set, an interrupt will be generated when two consecutive idles are detected in a 100base-tx frame without the esd sequence. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 crystallan ? 100base-x and 10base-t transceiver 43 11 dcr rollover read/write 0 when set, an interrupt will be generated if the msb in the dcr counter becomes set. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 10 fccr rollover read/write 0 when set, an interrupt will be generated if the msb in the fccr counter becomes set. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 9 recr rollover read/write 0 when set, an interrupt will be generated if the msb in the recr counter becomes set. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 8 remote loopback fault read/write 0 when set, an interrupt will be generated if the elastic buffer in the pma is under-run or over-run during remote loopback. this should not occur for normal length 802.3 frames. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 7 reset complete read/write 1 when set, an interrupt will be generated once the digital and analog sections have been reset, and a calibration cycle has been performed. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 6 jabber detect read/write 0 when set, an interrupt will be generated when a jab- ber condition is detected by the 10base-t mau. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. bit name type reset description
cs8952 44 crystallan ? 100base-x and 10base-t transceiver 5 auto-neg complete read/write 0 when set, an interrupt will be generated once auto- negotiation has completed successfully. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 4 parallel detection fault read/write 0 when set, an interrupt will be generated if auto-nego- tiation determines that unstable legacy link signaling was received. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 3 parallel fail read/write 0 when set, an interrupt will be generated when paral- lel detection has occurred for a technology that is not currently advertised by the local device. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 2 remote fault read/write 0 when set, an interrupt will be generated if a remote fault condition is detected either by auto-negotiation or by the far-end fault detect state machine. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 1 page received read/write 0 when set, an interrupt is generated each time a page is received during auto-negotiation. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 0 reserved read only 0 bit name type reset description
cs8952 crystallan ? 100base-x and 10base-t transceiver 45 6.10 interrupt status register - address 11h this register indicates which event(s) caused an interrupt event on the mii_irq pin. all bits are self- clearing, and will thus be cleared upon readout. 15 14 13 12 11 10 9 8 cim link unstable link status change descrambler lock change premature end error dcr rollover fccr rollover recr rollover remote loopback fault 76543210 reset complete jabber detect auto-neg complete parallel detection fault parallel fail remote fault page received reserved bit name type reset description 15 cim link unstable read only 0 when set, this bit indicates that an unstable link con- dition was detected by the carrier integrity monitor function. 14 link status change read only 0 when set, this bit indicates that a change has occurred to the status of the link. the self status register (address 19h) may be read to determine the current status of the link. 13 descrambler lock change read only 0 when set, this bit indicates that a change has occurred in the status of the descrambler. the self status register (address 19h) may be read to deter- mine the current status of the scrambler lock. 12 premature end error read only 0 this bit is set when a premature end of frame is detected for 100 mb/s operation. a premature end is defined as two consecutive idle patterns detected in a frame prior to the end of stream delimiter. 11 dcr rollover read only 0 this bit is set when the msb of the disconnect count register (address 12h) becomes set. this should provide ample warning to the management layer so that the dcr may be read before rolling over. 10 fccr rollover read only 0 this bit is set when the msb of the false carrier count register (address 13h) becomes set. this should provide ample warning to the management layer so that the fccr may be read before saturat- ing. 9 recr rollover read only 0 this bit is set when the msb of the receive error count register (address 15h) becomes set. this should provide ample warning to the management layer so that the recr may be read before rolling over.
cs8952 46 crystallan ? 100base-x and 10base-t transceiver 8 remote loopback fault read only 0 when set, this bit indicates that the elastic buffer has detected an over-run or an under-run condition. in any case, the frame generating this fault will be ter- minated. this should never happen since the depth of the elastic buffer (10 bits) is greater than twice the maxi- mum number of bit times the receive and transmit clocks may slip during a maximum length packet assuming clock frequency tolerances of 100 ppm or less. 7 reset complete read only 0 when set, this bit indicates that the internal analog calibration cycle has completed, and all analog and digital circuitry is ready for normal operation. 6 jabber detect read only 0 in 10base-t mode, if the last transmission is longer than 105 ms, then the packet output is terminated by the jabber logic and this bit is set. this bit is implemented with a latching function so that the occurrence of a jabber condition causes it to become set until it is cleared by a read to this regis- ter, a read to the basic mode status register (address 01h), or a reset. no jabber detect function has been defined for 100base-tx. this bit is the same as in the basic mode status reg- ister (address 01h). 5 auto-neg complete read only 0 this bit is set when the auto-negotiation process has completed. this is an indication that the auto-negoti- ation advertisement register (address 04h), the auto-negotiation link partner ability register (address 05h), and the auto-negotiation expansion register (address 06h) are valid. this bit is the same as in the basic mode status reg- ister (address 01h). 4 parallel detection fault read only 0 when set, this bit indicates an error condition in which auto-negotiation has detected that unstable 10base-t or 100base-tx link signalling was received. this bit is self-clearing. this bit is the same as in the auto-negotiation expansion register (address 06h) 3 parallel fail read only 0 when set, this bit indicates that a parallel detection has occurred for a technology that is not currently advertised by the local device. bit name type reset description
cs8952 crystallan ? 100base-x and 10base-t transceiver 47 2 remote fault read only 0 when auto-negotiation is enabled, this bit is set if the remote fault bit is set in the auto-negotiation link partner ability register (address 05h). when auto- negotiation is disabled, this bit will be set when the far-end fault indication for 100base-tx is detected. 1 page received read only 0 when set, this bit indicates that a valid word of auto- negotiation data has been received and its integrity verified. the first page of data will consist of the base page, and all successive pages will consist of next page data. this bit is self-clearing. this bit is the same as in the auto-negotiation expansion register (address 06h). 0 reserved read only 0 bit name type reset description
cs8952 48 crystallan ? 100base-x and 10base-t transceiver 6.11 disconnect count register - address 12h 15 14 13 12 11 10 9 8 disconnect counter 76543210 disconnect counter bit name type reset description 15:0 disconnect counter read/write 0000h this field contains a count of the number of times the cs8952 has lost a link ok condition. this counter is cleared upon readout and will roll-over to 0000h.
cs8952 crystallan ? 100base-x and 10base-t transceiver 49 6.12 false carrier count register - address 13h 15 14 13 12 11 10 9 8 false carrier counter 76543210 false carrier counter bit name type reset description 15:0 false carrier counter read only 0000h this field contains a count of the number of times the cs8952 has detected a false-carrier -- that is, the reception of a poorly formed start-of-stream delim- iter (ssd). the counter is incremented at the end of such events to prevent multiple increments. this counter is cleared upon readout and will saturate at ffffh.
cs8952 50 crystallan ? 100base-x and 10base-t transceiver 6.13 scrambler key initialization register - address 14h 15 14 13 12 11 10 9 8 load reserved scrambler initialization key 76543210 scrambler initialization key bit name type reset description 15 load read/set 0 when this bit is set, the scrambler will be loaded with the value in the scrambler initialization key field. when the load is complete, this bit will clear automat- ically. 14:11 reserved read only 0000 these bits should be read as don ? t cares and, when written, should be written to 0. 10:0 scrambler initializa- tion key read/write reset value is dependent on the phy address field of the self status register (address 19h). this field allows the scrambler to be loaded with a user-definable key sequence. a value of 000h has the effect of bypassing the scrambler function. this is valuable for testing purposes to allow a deter- ministic response to test stimulus without a synchro- nization delay. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 crystallan ? 100base-x and 10base-t transceiver 51 6.14 receive error count register - address 15h 15 14 13 12 11 10 9 8 receive error counter 76543210 receive error counter bit name type reset description 15:0 receive error counter read only 0000h this counter increments for each packet in which one or more receive errors is detected that is not due to a collision event. this counter is cleared upon readout and will roll-over to 0000h.
cs8952 52 crystallan ? 100base-x and 10base-t transceiver 6.15 descrambler key initialization register - address 16h 15 14 13 12 11 10 9 8 load reserved descrambler initialization key 76543210 descrambler initialization key bit name type reset description 15 load read/set 0 when this bit is set, the descrambler will be loaded with the value in the descrambler initialization key field. when the load is complete, this bit will clear automatically. 14:11 reserved read only 0000 these bits should be read as don ? t cares and, when written, should be written to 0. 10:0 descrambler initial- ization key read/write reset value is dependent on the phy address field of the self status register (address 19h). this register allows the descrambler to be loaded with a user-definable key sequence. a value of 000h has the effect of bypassing the descrambler function. this is valuable for testing purposes to allow a deter- ministic response to test stimulus without a synchro- nization delay. note: this field is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 crystallan ? 100base-x and 10base-t transceiver 53 6.16 pcs sub-layer configuration register - address 17h 15 14 13 12 11 10 9 8 nrzi enable time-out select time-out disable repeater mode led5 mode unlock regs mr preamble enable fast test 76543210 clk25 disable enable lt/100 cim disable tx disable rx disable led1 mode led4 mode digital reset bit name type reset description 15 nrzi enable read/write 1 when this bit is set, the nrzi encoder and decoder are enabled. when this bit is clear, nrzi encoding and decoding are disabled. 14 time-out select read/write 0 when this bit is set, the time-out counter in the receive descrambler is set to time-out after 2 ms without idles. when clear the counter is set to time- out after 722 s without idles. 13 time-out disable read/write 0 when this bit is set, the time-out counter in the receive descrambler is disabled. when this bit is clear, the time-out counter is enabled. 12 repeater mode read/write reset to the value on the repeater pin. this bit defines the mode of the carrier sense (crs) signal. when this bit is set, crs is asserted due to receive activity only. when this bit is clear, crs is asserted due to either transmit or receive activity. 11 led5 mode read/write 0 this bit defines the mode of pin led5 . when this bit is set, pin led5 indicates the synchronization status of the 100base-tx descrambler. when this bit is clear, led5 indicates a collision. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 10 unlock regs read/write 0 when set, this bit unlocks certain read only control registers for factory testing. leave clear for proper operation. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set.
cs8952 54 crystallan ? 100base-x and 10base-t transceiver 9mfpreamble enable read/write 0 when set, this bit will force all management frames (via mdio, mdc) to be preceded by a 32 bit pream- ble pattern of contiguous ones to be considered valid. when cleared, it allows management frames with or without the preamble pattern. the status of this register is (inversely) reflected in the mf pream- ble bit in the basic mode status register (address 01h). note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 8 fast test read/write 0 when set, internal timers are sped up significantly in order to facilitate production test. leave clear for proper operation. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 7 clk25 disable read/write when tcm pin is low, reset to 1; otherwise, reset to 0 setting this bit will disable (tri-state) the clk25 out- put pin, reducing digital noise and power consump- tion. 6 enable lt/100 read/write 1 when set, normal link status checking is enabled. when clear, this bit forces the link status to link ok (at 100 mb/s), and will assert the link_ok led. 5 cim disable read/write reset to the logic inverse of the valueonthe repeater pin. when set, this bit forces the carrier integrity monitor function to be disabled. when low, the carrier integ- rity monitor function is enabled, and detection of an unstable link will disable the receive and transmit functions. 4 tx disable read/write 0 when set, this bit forces the 10 mb/s and 100 mb/s outputs to be inactive. when clear, normal transmis- sion is enabled. if tx disable is set while a packet is being transmit- ted, transmission is completed and no subsequent packets are transmitted until tx disable is cleared again. also, if tx disable is cleared while tx_en is high, the transmitter will remain disabled until tx_en is deasserted. this prevents fragments from being transmitted onto the network. bit name type reset description
cs8952 crystallan ? 100base-x and 10base-t transceiver 55 3 rx disable read/write 0 when set, the receiver is disabled and no incoming packets pass through the receiver. the link will remain established and, if operating at 100 mb/s, the descrambler will remain locked. when clear, the receiver is enabled. if rx disable is set while a packet is being received, reception is completed and no subsequent receive packets are allowed until rx disable is cleared again. also, if rx disable is cleared while a packet is being received, the receiver will remain disabled until the end of the incoming packet. this prevents fragments from being sent to the mac. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 2 led1 mode read/write 0 this bit defines the mode of pin led1 . when this bit is set, pin led1 indicates carrier integrity monitor status as determined by the cim status bit in the self status register (address 19h). when this bit is clear, led1 indicates 10 mb/s or 100 mb/s transmission activity. 1 led4 mode read/write 0 this bit defines the mode of pin led4 . when this bit is set, pin led4 indicates full duplex mode for 10 mb/s or 100 mb/s. when this bit is clear, led4 indicates polarity in 10 mb/s mode or full-duplex in 100 mb/s mode. 0 digital reset read/write 0 when set, this bit will reset all digital logic and regis- ters to their initial values. the analog circuitry will not be affected. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. bit name type reset description
cs8952 56 crystallan ? 100base-x and 10base-t transceiver 6.17 loopback, bypass, and receiver error mask register - address 18h 15 14 13 12 11 10 9 8 bad ssd enable bypass 4b5b bypass scrambler bypass symbol alignment endec loopback fx drive remote loopback pmd loopback 76543210 strip preamble alternate fdx crs loopback transmit disable code error report select premature end error report select link error report enable packet error report enable code error report enable bit name type reset description 15 bad ssd enable read/write 1 when set, this bit enables the reporting of a bad ssd (false-carrier event) on the mii. these events will be reported by setting rx_er=1, rx_dv=0, and rxd[3:0]=1110. if the 4b5b encoders are being bypassed, this event will be reported by setting rx_dv=0 and rxd[4:0]=11110. if symbol alignment is bypassed, the cs8952 does not detect carrier, and thus will not report bad ssd events. 14 bypass 4b5b read/write reset to the value on the bp4b5b pin. when set, this bit causes the receive 5b4b decoder and the transmit 4b5b encoder to be bypassed. 13 bypass scrambler read/write reset to the value on the bpscr pin. when set, this bit causes the receive descrambler and the transmit scrambler blocks to be bypassed, and the cs8952 accepts nrzi data from an external 100base-fx optical module through pins rx_nrz+ and rx_nrz-. 12 bypass symbol alignment read/write reset to the value on the bpalign pin. when set, this bit causes the following functions to be bypassed: receiver descrambling, symbol align- ment and decoding, transmit symbol encoding, and transmit scrambling. 11 endec loopback read/write 0 when set, the 10base-t internal manchester encoder output is connected to the decoder input. when clear, the cs8952 is configured for normal operation. 10 fx drive read/write 0 this bit controls the drive strength of the 100base- fx pecl interface drivers. when clear, the drivers are optimized for a 50 ? load. when set, the drivers are optimized for a 150 ? load. 9 remote loopback read/write 0 when set, data received from the link is looped back at the mii and sent back out to the link. received data will be presented on the mii pins. transmit data at the mii will be ignored. note: setting remote loopback and pmd loopback simultaneously will cause neither loopback mode to be entered, and should not be done.
cs8952 crystallan ? 100base-x and 10base-t transceiver 57 8 pmd loopback read/write 0 when set, the scrambled nrzi transmit data is con- nected directly to the nrzi receive port on the descrambler. the loopback includes all of the 100base-tx functionality except for the mlt-3 encoding/decoding and the analog line-interface blocks. when clear, the cs8952 is configured for normal operation. note: setting remote loopback and pmd loopback simultaneously will cause neither loopback mode to be entered, and should not be done. 7 strip preamble read/write 0 when set this bit causes the 7 bytes of mac pream- ble to be stripped off of incoming 100 mb/s frames. the data received across the mii will begin with the 1 byte start of frame delimiter (sfd). note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. 6 alternate fdx crs read/write 0 this bit changes the behavior of the crs pin only in the full-duplex (fdx) mode of operation. when set, crs will be asserted for transmit data only. when clear, crs will be asserted only for receive data. 5 loopback transmit disable read/write 1 this bit controls whether loopback data is transmitted onto the network. when set, any data transmitted during pmd or endec loopback mode will not be transmitted onto the network. when clear, data will be transmitted on the tx+/- pins as well as looped back onto the mii pins. 4 code error report select read/write 0 when set, this bit causes code errors to be reported by a value of 5h on rxd[3:0] and the assertion of rx_er. when clear, this bit causes code errors to be reported by a value of 6h on rxd[3:0] and the asser- tion of rx_er. this bit is superseded by the code error report enable bit. 3 premature end error report select read/write 0 when set, this bit causes premature end errors to be reported by a value of 4h on rxd[3:0] and the asser- tion of rx_er. when clear, this bit causes premature end errors to be reported by a value of 6h on rxd[3:0] and the assertion of rx_er. a premature end error is caused by the detection of two idle symbols in the 100 mb/s receive data stream prior to the end of stream delimiter. bit name type reset description
cs8952 58 crystallan ? 100base-x and 10base-t transceiver 2linkerrorreport enable read/write 0 when set, this bit causes link errors to be reported by a value of 3h on rxd[3:0] and the assertion of rx_er. when clear, link errors are not reported across the mii. 1 packet error report enable read/write 0 when set, this bit causes packet errors to be reported by a value of 2h on rxd[3:0] and the asser- tion of rx_er. when clear, packet errors are not reported across the mii. 0 code error report enable read/write 0 when set, code errors are reported and transmitted on rxd[3:0]. when clear, this bit enables the code error report values on rxd[3:0] as selected by the code error report select bit and also causes the assertion of tx_er to transmit a halt code group. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit of the 10base-t configuration register (address 1ch) is set. bit name type reset description
cs8952 crystallan ? 100base-x and 10base-t transceiver 59 6.18 self status register - address 19h 15 14 13 12 11 10 9 8 link ok power down receiving data descrambler lock disable crs on time-out auto-neg enable status pause fefi enable 76543210 full duplex 10base-t mode cim status phy address bit name type reset description 15 link ok read only 0 when set, this bit indicates that a valid link connec- tion has been detected. the type of link established may be determined from bits 6, 7, and 9. when clear, this bit indicates that a valid link connection does not exist. this bit may be used to determine the current status of the link. 14 power down read only 1 when high, this bit indicates that the cs8952 is in a low power state. 13 receiving data read only 0 this bit is high whenever the cs8952 is receiving valid data. it is a direct copy of the state of the rx_dv pin accessible by software. 12 descrambler lock read only 0 when high, this bit indicates that the descrambler has successfully locked to the scrambler seed of the far-end transmitter and is able to descramble received data. 11 disable crs on time-out read/write reset to the logic inverse of the valueonthe repeater pin. this bit controls the state of the crs pin upon a descrambler time-out. when set, crs will be forced low upon a descrambler time-out, and will not be released until the descrambler has re-acquired syn- chronization. 10 auto-neg enable status read only if auto-negotiation is enabled via the an[1:0] pins, reset to 1; otherwise, reset to 0. this bit reflects the value of bit 12 in the basic mode control register (address 00h). when set, it indi- cates that auto-negotiation has been enabled. when clear, this bit indicates that the mode of the cs8952 has been forced to that indicated by bits 6, and 7. 9 pause read only 0 when set, this bit indicates that the flow-control pause function has been negotiated. this indicates that both the local device and the link partner have advertised this capability. 8 fefi enable read/write 0 this bit controls the far-end fault generate and detect state machines. when this bit is set and auto- negotiation is disabled (bit 10 is clear), both state machines are enabled. when clear, this bit disables both state machines. 7 full duplex read only if a full duplex mode is enabled via the an[1:0] pins, reset to 1; otherwise, reset to 0. when set, this bit indicates that the cs8952 has been configured for full-duplex operation. 6 10base-t mode read only 0 when set, this bit indicates that the cs8952 has been configured for 10 mb/s operation.
cs8952 60 crystallan ? 100base-x and 10base-t transceiver 5 cim status read only 0 when clear, this bit indicates that a stable link con- nection has been detected. when an unstable link is detected and the carrier integrity monitor disable bit in the pcs sub-layer configuration register (address 17h) is clear, this bit is set and latched. it will remain set until this register is read. 4:0 phy address field read/write reset to the val- ues on the phyad[4:0] pins. the value on pins phyad[4:0] are latched into this field at power-up or reset. these bits define the phy address used by the management layer to address the phy. the external logic must know this address in order to select this particular cs8952 ? s registers individually via the mdio and mdc pins. bit name type reset description
cs8952 crystallan ? 100base-x and 10base-t transceiver 61 6.19 10base-t status register - address 1bh 15 14 13 12 11 10 9 8 reserved polarity ok 10base-t serial reserved 76543210 reserved bit name type reset description 15:11 reserved read only 0 0000 10 polarity ok read only 0 when high, the polarity of the receive signal (at the rxd+/rxd- inputs) is correct. if clear, the polarity is reversed. if the polarity disable bit of 10base-t configuration register (address 1ch) is clear, then the polarity is automatically corrected, if needed. the polarity ok status bit shows the true state of the incoming polarity independent of the polarity disable bit. 9 10base-t serial read/write reset to the value on the 10bt_ser pin. when set, this bit selects 10base-t serial mode. when low, this bit selects 10base-t nibble mode. this bit will only affect the cs8952 if it has been con- figured for 10 mb/s operation. 8:0 reserved read only 0 0000 0000
cs8952 62 crystallan ? 100base-x and 10base-t transceiver 6.20 10base-t configuration register - address 1ch 15 14 13 12 11 10 9 8 reserved 76543210 national compatibility mode led3 blink enable enable lt/10 sqe enable reserved low rx squelch polarity disable jabber enable bit name type reset description 15:8 reserved read only 0000 0000 7 national compati- bility mode read/write 1 when set, registers and bits that are not compatible with the national dp83840 are disabled and writes to these registers are ignored. 6 led3 blink enable read/write 0 when set, led3 will blink during auto-negotiation and will indicate link good status upon completion of auto-negotiation. when clear, led3 indicates link good status only. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit (bit 7) is set. 5 enable lt/10 read/write 1 when set, this bit enables the transmission of link pulses. when clear, link pulses are disabled and a good link condition is forced. if link pulses are disabled during 100 mb/s operation with auto-negotiation enabled, the cs8952 will go into 10 mb/s mode. if operating in 100 mb/s mode with no auto-negotiation, then clear- ingthisbithasnoeffect. 4 sqe enable read/write reset to the logic inverse of the valueonthe repeater pin. when set, and if the cs8952 is in half-duplex mode, this bit enables the 10base-t sqe function. when the part is in repeater mode, this bit is cleared and may not be set. 3 reserved read only 1 this bit should be read as a don ? t care and, when written, should be written to 1. 2 low rx squelch read/write 0 when clear, the 10base-t receiver squelch thresh- olds are set to levels defined by the iso/iec 8802-3 specification. when set, the thresholds are reduced by approximately 6 db. this is useful for operating with ? quiet ? cables that are longer than 100 meters. 1 polarity disable read/write 0 the 10base-t receiver automatically determines the polarity of the received signal at the rxd+/rxd- input. when this bit is clear, the polarity is corrected, if necessary. when set, no effort is made to correct the polarity. polarity correction will only be performed during 10base-t packet reception. note: this bit is disabled, and writes to this bit are ignored when the national compatibility mode bit (bit 7) is set.
cs8952 crystallan ? 100base-x and 10base-t transceiver 63 7. design considerations the cs8952 is a mixed-signal device containing the high-speed digital and analog circuits required to implement fast ethernet communication. it is important the designer adhere to the following guidelines and recommendations for proper and re- liable operation of the cs8952. these guidelines will also benefit the design with good emc perfor- mance. 7.1 twisted pair interface the recommended connection of the twisted-pair interface is shown if figure 6 . the unused cable pairs are terminated to increase the common-mode performance. common-mode performance is also improved by connecting the center taps of the rx and tx input circuits to the dc-isolated ground plane. the 0.01 f capacitor c1 must provide 2kv (1,500 vrms for 60 seconds) of isolation to meet 802.3 requirements. if a shielded rj45 connector is used (recommended), the shield should be connect- ed to chassis ground. 7.2 100base-fx interface figure 7 shows the recommended connection for a 100base-fx interface to a hewlett-packard hfbr-5103 fiber transceiver. termination circuit- ry may need to be revised for other fiber transceiv- ers. the fx drive bit in the loopback, bypass, and receiver error mask register (address 18h) may be used to tailor the pecl interface for 50 ? or 150 ? loads. 0 jabber enable read/write 1 when set, the jabber function is enabled. when clear, and if the cs8952 is in 10base-t full-duplex or 10base-t endec loopback mode, the jabber function is disabled. note: when the national compatibility mode bit (bit 7) is set, the jabber function may also be disabled for 10base-t half-duplex, although this is not rec- ommended. bit name type reset description 49.9 ? 49.9 ? 0.1 f 0.1 f cs8952 tx+ tx- rx+ rx- 80 81 91 92 nc 16 15 2 1 14 3 10 11 6 7 12 t1 tg22-3506 5 51 ? 75 ? 0.01 f 75 ? 51 ? 51 ? 51 ? 51 ? 1 2 3 4 5 6 7 8 rj-45 shld shld 2kv 51 ? figure 6. recommended connection of twisted-pair ports (network interface card)
cs8952 64 crystallan ? 100base-x and 10base-t transceiver tx_nrz+/- termination components should be placed as close to the fiber transceiver as possible, while rx_nrz+/- and signal+/- termination components should be placed close to the cs8952. the cs8952 100base-fx interface io pins (tx_nrz+, tx_nrz-, rx_nrz+, rx_nrz-, signal+, and signal-) may be left unconnect- ed if a fiber interface is not used. 7.3 internal voltage reference a 4.99 k ? biasing resistor must be connected be- tween the cs8952 res pin and ground. this resis- tor biases the internal analog circuits of the cs8952 and should be placed as close as possible to res pin. connect the other end of this resistor directly to the ground plane. connect the adjacent cs8952 ground pins (pins 85 and 87) to the grounded end of the resistor forming a ?shield? around the res con- nection. 7.4 clocking schemes the cs8952 may be clocked using one of three possible schemes: using a 25 mhz crystal and the internal oscillator, using an external oscillator sup- +5 1 h ferrite bead 0.1 f 0.1 f 1h ferrite bead 0.1 f 0.1 f +5 68 ? 82 ? 191 ? 130 ? signal- signal+ tx_nrz- tx_nrz+ rx_nrz- rx_nrz+ cs8952 +5 49.9 ? 49.9 ? 63.4 ? 0.1 f +5 82 ? 82 ? 130 ? 130 ? sd td- td+ rd- rd+ rxv txv rxv txv cc ee cc ee 8 9 4 5 6 7 4 5 6 7 8 3 2 1 9 hfbr-5103 fiber trans. figure 7. recommended connection of fiber port
cs8952 crystallan ? 100base-x and 10base-t transceiver 65 plied through the xtal_i pin, or using an external clock source supplied through the tx_clk pin. when a 25 mhz crystal is used, it should be placed within one inch of the xtal_i and xtal_o pins of the cs8952. the crystal traces should be short, have no vias, and run on the component side. table 7 lists examples of manufacturers of suitable crystals. the designer should evaluate their crystal selection for suitability in their specific design. an external cmos clock source may be connected to the xtal_i pin, with the xtal_o pin left open. the input capacitance of the xtal_i pin is larger than the other inputs (a maximum of 35pf), since it includes the additional load capacitance of the crystal oscillator. care should be taken to as- sure any external clock source attached to xtal_i is capable of driving higher capacitive loads. the clock signal should be 25 mhz 0.01% with a duty cycle between 45% and 55%. when the xtal_i pin load is a problem, or only a ttl level clock source is available, the cs8952 can be clocked through the tx_clk pin, provid- ing the tx_clk mode is set appropriately using the tcm pin. the clock frequency will be depen- dent on the operating mode. 7.5 recommended magnetics the cs8952 requires an isolation transformer with a 1:1 turns ratio for both the transmit and receive signals. table 7 lists examples of manufacturers with transformers meeting these requirements. however, the designer should evaluate the magnet- ics for suitability in their specific design. 7.6 power supply and decoupling the cs8952 supports connection to either a 3.3 v or 5.0 v mii. when connected to a +5.0 v mii, all power pins should be provided +5.0 v +/- 5%, and all signal inputs should be referenced to +5.0v. when interfaced with a 3.3 v mii, vdd_mii pow- er pins should be provided +3.3 v +/- 5%, vdd power pins should be provided +5.0 v +/- 5%, and all signal inputs should be referenced to +3.3 v. each cs8952 power pin should be connected to a 0.1 f bypass capacitor and then to the power plane. the bypass capacitors should be located as close to its corresponding power pin as possible. connect ground pins directly to the ground plane. 4.99 k ? vss res vss cs8952 via to ground plan e 87 86 85 figure 8. biasing resistor connection and layout component manufacturer part number crystal raltron electronics corp. 10651 nw 19th st. miami, fl 33172 (305) 593-6033 www.raltron.com as-25.000-15-f- ext-smd-tr- cir transformer halo electronics, inc. p.o. box 5826 redwood city, ca 94063 usa (650) 568-5800 www.haloelectronics.com tg22-3506nd bel fuse, inc. 198 van vorst street jersey city, nj 07302 usa (201) 432-0463 www.belfuse.com s5558-5999-46 pulse engineering 12220 world trade drive san diego, ca 92128 usa (619) 674-8100 www.pulseeng.com pe-68515 fiber interface hewlett packard component sales response center (408) 654-8675 www.hp.com/hp-comp hfbr-5103 table 7. support component manufactures
cs8952 66 crystallan ? 100base-x and 10base-t transceiver 7.7 general layout recommendations the following pcb layout recommendations will help ensure reliable operation of the cs8952 and good emc performance. use a multilayer printed circuit board with at least one ground and one power plane. a typi- cal +5v mii application would be as follows: layer 1: (top) components and first choice sig- nal routing layer 2: ground layer 3: power (+5v) layer 4: (bottom) second choice signal rout- ing, bypass components place transformer ti as close to the rj45 connec- tor as possible with the secondary (network) side facing the rj45 and the primary (chip) side facing the analog side (pins 76-100) of cs8952. place thecs8952inturnasclosetot1aspos sible. use the bottom layer for signal routing as a sec- ond choice. you may place all components on the top layer. however, bypass capacitors are optimally placed as close to the chip as possible and may be best located underneath the cs8952 on the bottom layer. termination com- ponents at the rj-45 and fiber transceiver may also be optimally placed on the bottom layer. connect a 0.1 f bypass capacitor to each cs8952 vdd and vdd_mii pin. place it as close to its corresponding power pin as possible and connect the other lead directly to the ground plane. the 4.99k reference resistor should be placed as close to the res pin as possible. connect the other end of this resistor to the ground plane us- ing a via. connect the adjacent vss pins (pins 85 and 87) to the grounded end of the resistor forming a shield as illustrated in figure 8 . controlled impedance is necessary for critical signals tx+/-, rx+/-, tx_nrz+/-, and rx_nrz+/-. these should be run as microstrip transmission lines (100 ? differential, 50 ? sin- gle-ended). the mii signals should be 68 ? mi- crostrip transmission lines. (for short mii signal paths one may standardize on a given trace width for all traces without significant degradation in signal integrity.) avoid routing traces other than the tx and rx signals under transformer t1 and the rj45 con- nector. signals may run on the bottom side un- derneath the cs8952 as long as they stay away from critical analog traces. connect all cs8952 ground and power pins di- rectly to the ground and power planes, respec- tively. note: the vdd_mii power pins may need their own power plane or plane segment in +3.3 v mii applications. depending on the orientation and location of the transformer, the cs8952, and the rj-45, and on whether the application is for a nic or a switch,therxandtxpairsmayneedtocross. this should be done by changing layers on a pair by pair basis only, using the minimum number of vias, and making sure that each trace within a pair ?sees? the same path as its peer. figure 6 shows the cs8952 in a nic or adapter configuration. it may be configured for a hub or repeater application by changing the wiring to the rj-45 as shown in table 8 . differential pair transmission lines should be routed close together (one trace width spacing edge-to-edge) and kept at least two trace widths away from other traces, components, etc. tx and rx pairs should be routed away from each other and may use opposite sides of the pcb as necessary, each member of the differential pair should ?see? the same pcb terrain as its peer. unused spaces on the signal layers should be filled with ground fill (pour). vias should con- nect the ground patches to the ground plane. this is especially recommended (symmetrical-
cs8952 crystallan ? 100base-x and 10base-t transceiver 67 ly) on both sides of the tx+/- traces. no signal current carrying planes, i.e. no ground or power plane, should be present un- derneath the region between the transformer secondary (network) side and the rj-45. how- ever,achassisplanemaybeaddedinthisre- gion to pick up the metal tabs of a shielded rj- 45. this chassis plane should be separated from the ground and power planes by at least 50 mils. that is, all other ground and power planes should be ?cookie cuttered? so they are voided in the area of the chassis plane. gener- ally speaking, parts should not cross the moat except for the transformer. proper termination practices must be used with all transmission lines, especially if sending and receiving high speed signals on and off the board. series terminations must be kept close to the source and load terminations close to the load. thus the tx_nrz+/- termination com- ponents must be kept close to the fiber optic transceiver, and the rx_nrz+/- and sig- nal+/- termination components must be kept close to the cs8952. locate the crystal as close to the cs8952 as possible, running short traces on the component side in order to reduce parasitic load capaci- tance. add bulk capacitance at each connector where power may be supplied. for example, mii pow- er may be provided at the mii connector and at a separate connector for test purposes. if so, and the two connectors are not adjacent, then the bulk capacitors should be duplicated in each lo- cations. use wide traces to connect the ?bob smith? ter- mination resistors at t1 and the rj-45 to the 2 kv capacitor or capacitors in order to mini- mize their lead inductance. cs8952 pin assignment t1 primary pin assignment t1 secondary pin assignment rj-45 pin assignment adapter/nic configuration hub/repeater configuration 91 (rx+) 1 (rx+) 7 (rx+) 3 (rd+) 1 (rd+) 92 (rx-) 2 (rx-) 6 (rx-) 6 (rd-) 2 (rd-) 81 (tx-) 16 (tx-) 10 (tx-) 2 (td+) 6 (td-) 80 (tx+) 15 (tx+) 11 (tx+) 1 (td+) 3 (td+) table 8. rj-45 wiring
cs8952 68 crystallan ? 100base-x and 10base-t transceiver 8. pin descriptions pin diagram vss vdd vss tx_nrz- tx_nrz+ rx_nrz- rx_nrz+ signal- signal+ vss vdd vss vss rx_en reset repeater clk25 vss vdd vss vdd_mii vss 10bt_ser test0 test1 rsvd rsvd led5 led4 led3 led2 led1 spd10 spd100 vdd_mii vss pwrdn isodef bpscr txslew1 txslew0 tcm an1 an0 bp4b5b vss vdd vss bpalign lpbk mii_irq mdio mdc rxd3/phyad3 rxd2 rxd1/phyad1 rxd0 rx_dv/mii_drv vdd_mii vss rx_clk rx_er/rxd4/phyad4 tx_er/txd4 vss vdd vss tx_clk tx_en txd0 txd1 txd2 txd3 col/phyad0 crs/phyad2 lpstrt vdd rsvd rsvd xtal_o xtal_i vss vdd vss rx- rx+ vss vdd vdd vss res vss rsvd vss vdd tx- tx+ vdd vss rsvd rsvd cs8952 100-pin tqfp (14 mm x 14 mm) 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
cs8952 crystallan ? 100base-x and 10base-t transceiver 69 mii interface pins col/phyad0 - collision detect/phy address 0. input/tri-state output, pin 48. asserted active-high to indicate a collision on the medium during half-duplex operation. in full-duplex operation, col is undefined and should be ignored. when configured for 10 mb/s operation, col is also used to indicate a signal quality error (sqe) condition. at power-up or at reset, the logic value on this pin is latched into bit 0 of the phy address field of the self status register (address 19h). this pin includes a weak internal pull-up (> 150 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. crs/phyad2 - carrier sense/phy address 2. input/tri-state output, pin 49. the operation of crs is controlled by the repeater pin as follows: at power-up or at reset, the logic value of this pin is latched into bit 2 of the phy address field of the self status register (address 19h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. mdc - management data clock. input, pin 28. input clock used to transfer serial data on mdio. the maximum clock rate is 16.67 mhz. this clock may be asynchronous to rx_clk and tx_clk. mdio - management data input/output. bi-directional, pin 27. bi-directional signal used to transfer management data between the cs8952 and the ethernet controller. in order to conform with annex 22b of the ieee 802.3u specification, the mii_drv pin should be pulled high during power-up or reset, and the mdio pin should have an external 1.5 k ? pull-up resistor. for systems not required to drive external connectors and cables as described in the ieee802.3u specification, the external pull-up resistor may not be necessary. mii_irq - mii interrupt. open drain output, pin 26. asserted low to indicate the status corresponding to one of the unmasked interrupt status bits in the interrupt status register (address 11h) has changed. it will remain low until the isr is read, clearing all status bits. this open drain pin requires a 4.7 k ? pull-up resistor. rx_clk - receive clock. tri-state output, pin 36 continuous clock output used as a reference clock for sampling rxd[3:0], rx_er, and rx_dv. rx_clk will have the following nominal frequency: repeater pin duplex mode crs indicates high don ? t care receive activity only low full duplex receive activity only low half duplex receive or transmit activity speed 10bt_ser pin nominal frequency 100 mb/s n/a 25 mhz 10 mb/s low (parallel) 2.5 mhz 10 mb/s high (serial) 10 mhz
cs8952 70 crystallan ? 100base-x and 10base-t transceiver in order to conform with annex 22b of the ieee 802.3u specification, the mii_drv pin should be pulled high during power-up or reset, and the rx_clk pin should have an external 33 ? series resistor. for systems not required to drive external connectors and cables as described in the ieee802.3u specification, the external series resistor may not be necessary. rx_dv/mii_drv - receive data valid/mii drive strength. input/tri-state output, pin 33. asserted high to indicate valid data nibbles are present on rxd[3:0]. at power-up or at reset, this pin is used as an input to determine the drive strength of the mii output drivers. when the pin is low, all mii output drivers will be standard 4 ma cmos drivers. when high, additional drive strength will be added to the mii output drivers. this pin includes a weak internal pull- down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. in order to conform with annex 22b of the ieee 802.3u specification, this pin should be pulled high during power-up or reset and should have an external 33 ? series resistor. for systems not required to drive external connectors and cables as described in the ieee802.3u specification, it may be possible to reduce overall power consumption by pulling the pin low at power-up or reset, and the external series resistor may not be necessary. rx_en - receive enable. input, pin 14. when high, signals rxd[3:0], rx_clk, rx_dv, and rx_er are enabled. when low, these signals are tri-stated. rx_en allows the received data signals of multiple phy transceivers to share the same mii bus. this pin includes a weak internal pull-up (> 150 k ? ), or the value may be set by an external 10 k ? pull- up or pull-down resistor.
cs8952 crystallan ? 100base-x and 10base-t transceiver 71 rx_er/phyad4/rxd4 - receive error/phy address 4/receive data 4. input/tri-state output, pin 37. during normal mii operation, this pin is defined as rx_er (receive error). when rx_dv is high, rx_er asserted high indicates that an error has been detected in the current receive frame. when rx_dv is low and rxd[3:0] = ? 1110 ? , rx_er high indicates a false carrier condition. if either bpalign or bp4b5b is asserted, then this pin is re-defined as rxd4 (receive data 4), the most-significant bit of the received five-bit code-group. if the 4b5b encoder is being bypassed, receive data is present when rx_dv is asserted. if alignment is being bypassed, data reception is continuous. at power-up or at reset, the logic value on this pin is latched into bit 4 of the phy address field of the self status register (address 19h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. in order to conform with annex 22b of the ieee 802.3u specification, the mii_drv pin should be pulled high during power-up or reset, and the rx_er pin should have an external 33 ? series resistor. for systems not required to drive external connectors and cables as described in the ieee802.3u specification, the external series resistor may not be necessary. rxd3/phyad3 - receive data 3/phy address 3. tri-state output, pin 29. rxd2 - receive data 2. tri-state output, pin 30. rxd1/phyad1 - receive data 1/phy address 1. tri-state output, pin 31. rxd0 - receive data 0. tri-state output, pin 32. receive data output. receive data is present when rx_dv is asserted. rxd0 is the least-significant bit. for mii modes, nibble-wide data (synchronous to rx_clk) is transferred on pins rxd[3:0]. in 10 mb/s serial mode, pin rxd0 is used as the serial output pin, and rxd[3:1] are ignored. when either bp4b5b or bpalign is selected, pin rxd4 contains the most-significant bit of the five-bit code-group. at power-up or at reset, the value on rxd1/phyad1 is latched into bit 1 of the phy address field of the self status register (address 19h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. at power-up or at reset, the logic value on rxd3/phyad3 is latched into bit 3 of the phy address field of the self status register (address 19h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. in order to conform with annex 22b of the ieee 802.3u specification, the mii_drv pin should be pulled high during power-up or reset, and the rxd[3:0] pins should have external 33 ? series resistors. for systems not required to drive external connectors and cables as described in the ieee802.3u specification, the external series resistors may not be necessary. tx_clk - transmit clock. input/tri-state output, pin 42. continuous clock signal used by the cs8952 as a reference clock to sample txd[3:0], tx_er, and tx_en. tx_clk can be referenced either internally (output mode) or externally (input mode) based upon the value of the tcm pin at power-up or at reset. tcm pin tx_clk mode clk25 status high tx_clk is input clk25 pin is an output floating tx_clk is input clk25 is disabled low tx_clk is output clk25 is disabled
cs8952 72 crystallan ? 100base-x and 10base-t transceiver whenthetcmpinishighonpower-uporreset,theclk25pinmaybeusedasasourceforthe tx_clk pin. when the tcm pin is floating on power-up or reset, tx_clk must be supplied externally. tx_clk should have the following nominal frequency: tx_en - transmit enable. input, pin 43. asserted high to indicate valid data nibbles are present on txd[3:0]. when bpalign is selected, tx_enmustbepulleduptovdd_mii. tx_er/txd4 - transmit error encoding/transmit data 4. input, pin 38. when high, tx_er indicates to the cs8952 that a transmit error has occurred. if tx_er is asserted simultaneously with tx_en in 100 mb/s mode, the cs8952 will ignore the data on the txd[3:0] pins and transmit one or more 100 mb/s halt symbols in its place. in 10 mb/s mode, tx_er has no effect on the transmitted data. if bp4b5b or bpalign are set, tx_er/txd4 is used to transmit the most-significant bit of the five-bit code group. txd[3:0] - transmit data. input, pins 47, 46, 45, and 44. transmit data input pins. for mii modes, nibble-wide data (synchronous to tx_clk) must be presented on pins txd[3:0] when tx_en is asserted high. txd0 is the least significant bit. in 10 mb/s serial mode, pin txd0 is used as the serial input pin, and txd[3:1] are ignored. when either bp4b5b or bpalign is selected, pin txd4 contains the most significant bit of the five-bit code-group. control and status pins 10bt_ser - 10 mb/s serial mode select. input, pin 23. when asserted high during power-up or reset and 10 mb/s operation is selected, serial data will be transferred on pins rxd0 and txd0. when low during power-up or reset and 10 mb/s operation is selected, data is transferred a nibble at a time on rxd[3:0] and txd[3:0]. this pin is ignored during 100 mb/s operation. 10 mb/s serial mode may also be entered under software control through bit 9 of the 10base-t status register (address 1bh). at power-up or at reset, the value on this pin is latched into bit 9 of the 10base-t status register (address 1bh). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. an[1:0] - auto-negotiate control. input, pins 58 and 57. these three-level input pins are sampled during power-up or reset. they control the forced or advertised auto-negotiation operating modes. if one of these pins is left unconnected, internal logic pulls its signal to a mid-range value, 'm'. speed 10bt_ser pin nominal frequency 100 mb/s n/a 25 mhz 10 mb/s low (parallel) 2.5 mhz 10 mb/s high (serial) 10 mhz an1 pin an0 pin speed forced/auto full/half duplex 0 m 10 mb/s forced half
cs8952 crystallan ? 100base-x and 10base-t transceiver 73 auto-negotiation may also be enabled and the advertised capabilities modified under software control through bit 8 of the basic mode control register (address 00h), and bits 5, 6, 7, 8, and 10 of the auto- negotiation advertisement register (address 04h). these pins are pulled to ? m ? through weak internal resistors (> 150 k ? ). other values may be set by tying them directly to vdd_mii or vss, or through external 10 k ? pull-up or pull-down resistors. 1 m 10 mb/s forced full m 0 100 mb/s forced half m 1 100 mb/s forced full m m 100/10 mb/s auto-neg full/half 0 0 10 mb/s auto-neg half 0 1 10 mb/s auto-neg full 1 0 100 mb/s auto-neg half 1 1 100 mb/s auto-neg full an1 pin an0 pin speed forced/auto full/half duplex
cs8952 74 crystallan ? 100base-x and 10base-t transceiver bp4b5b - bypass 4b5b coders. input, pin 56. when driven high during power-up or reset, the transmit 4b5b encoder and receiver 5b4b decoder are bypassed. five-bit code groups are output and input on pins rxd[4:0] and txd[4:0]. the 4b5b coders may also be bypassed under software control through bit 14 of the loopback, bypass, and receiver error mask register (address 18h). at power-up or at reset, the value on this pin is latched into bit 14 of the loopback, bypass and receiver error mask register (address 18h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. bpalign - bypass symbol alignment. input, pin 52. when driven high during power-up or reset, the following blocks are bypassed: 4b5b encoder, 5b4b decoder, scrambler, descrambler, nrzi encoder, and nrzi decoder. five-bit code groups are output and input on pins rxd[4:0] and txd[4:0]. the receiver will output five-bit data with no attempt to identify code-group boundaries; therefore, the data in one rxd[4:0] word may contain data from two code groups. symbol alignment may also be bypassed under software control through bit 12 of the loopback, bypass, and receiver error mask register (address 18h). at power-up or at reset, the value on this pin is latched into bit 12 of the loopback, bypass and receiver error mask register (address 18h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. bpscr - bypass scrambler. input, pin 62. when driven high during power-up or reset, the scrambler and descrambler is bypassed and nrzi fx mode is selected. the 100base-fx mode may also be entered under software control through bit 13 of the loopback, bypass, and receiver error mask register (address 18h). at power-up or at reset, the value on this pin is latched into bit 13 of the loopback, bypass and receiver error mask register (address 18h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor.
cs8952 crystallan ? 100base-x and 10base-t transceiver 75 isodef - isolate default. input, pin 63. when asserted high during power-up or reset, the mii will power-up electrically isolated except for the mdio and mdc pins. when low, the part will exit reset fully electrically connected to the mii. the mii may also be isolated under software control through bit 10 of the basic mode control register (address 00h). at power-up or at reset, the value on this pin is latched into bit 10 of the basic mode control register (address 00h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. led1 - transmit active led. open drain output, pin 69. this active-low output indicates transmit activity. it contains a pulse stretcher to insure that the transmit eventsarevisiblewhenthepinisusedtodriveanled.thedefinitionofthispinmaybemodifiedto indicate disconnect detection (bit 5 of the self status register (address 19h)) by setting bit 2 of the pcs sub-layer configuration register (address 17h). this pin can be simultaneously connected to an led and to a ttl-compatible, cmos input pin. led2 - receive activity led. open drain output, pin 70. this active-low output indicates receive activity. it contains a pulse stretcher to insure that the receive events are visible when the pin is used to drive an led. this pin can be simultaneously connected to an led and to a ttl-compatible, cmos input pin. led3 - link good led. open drain output, pin 71. this active-low output indicates the cs8952 has detected a valid link. this pin can be simultaneously connected to an led and to a ttl-compatible, cmos input pin. led4 - polarity/full duplex led. open drain output, pin 72. this active-low output indicates: 1) for 100 mb/s operation, the cs8952 is in full-duplex operation, 2) for 10 mb/s operation, either good polarity exists or full duplex is selected (see bit 1 in the pcs sub- layer configuration register (address 17h)). this pin can be simultaneously connected to an led and to a ttl-compatible, cmos input pin. led5 - collision/descrambler lock led. open drain output, pin 73. this active-low output is asserted when either the cs8952 detects a collision (bit 11 of the pcs sub- layer configuration register (address 17h) is clear), or the 100base-tx descrambler is synchronized (bit 11 of the pcs sub-layer configuration register (address 17h) is set). it contains a pulse stretcher to insure that the collision events are visible when the pin is used to drive an led. this pin can be simultaneously connected to an led and to a ttl-compatible, cmos input pin. lpbk - loopback enable. input, pin 51. when this pin is asserted high and the cs8952 is operating in 100 mb/s mode, the cs8952 will perform a local loopback inside the pmd block, routing the scrambled nrzi output to the nrzi input port on the descrambler. the loopback includes all cs8952 100 mb/s functionality except the mlt-3 coders and the analog line interface blocks. when asserted high and the cs8952 is operating in 10 mb/s mode, the cs8952 will perform a local endec loopback.
cs8952 76 crystallan ? 100base-x and 10base-t transceiver lpstrt - low power start. input, pin 50. when this active-low input is asserted during power-up or reset, the cs8952 will exit reset in a low power configuration, where the only circuitry enabled is that necessary to maintain the media impedance. the cs8952 will remain in a low power state until reset pin is asserted or the mdc pin toggles. this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. pwrdn - power down. input, pin 64. when this pin is asserted high, the cs8952 powers down all circuitry except that circuitry needed to maintain the network line impedance. this is the lowest power mode possible. the cs8952 will remain in low power mode until the pwrdn pin is deasserted. a slightly higher power power-down mode may also be entered under software control through bit 11 of the basic mode control register (address 00h).
cs8952 crystallan ? 100base-x and 10base-t transceiver 77 repeater - repeater mode select. input, pin 16. this pin controls the operation of the crs (carrier sense) pin as shown below: at power-up or at reset, the value on this pin is latched into bit 12 of the pcs sub-layer configuration register (address 17h). this pin includes a weak internal pull-down (> 20 k ? ), or the value may be set by an external 4.7 k ? pull-up or pull-down resistor. spd10 - 10 mb/s speed indication. output, pin 68. this pin is asserted high when the cs8952 is configured for 10 mb/s operation. this pin can be used to drive a low-current led to indicate 10 mb/s operation. spd100 - 100 mb/s speed indication. output, pin 67. this pin is asserted high when the cs8952 is configured for 100 mb/s operation. this pin can be used to drive a low-current led to indicate 100 mb/s operation. tcm - transmit clock mode initialization. input, pin 59. the logic value on this three-level pin during power-up or reset determines whether tx_clk is used as an input or an output, and whether an external 25 mhz clock reference is provided on the clk25 output pin. test[1:0] - factory test. input, pins 24 and 25. these pins are for factory test only. they include weak internal pull-downs (> 20 k ? ), and should be tied directly to vss for normal operation. repeater pin duplex mode crs indicates high don ? t care receive activity only low full duplex receive activity only low half duplex receive or transmit activity tcm pin tx_clk mode clk25 status high tx_clk is input clk25 pin is an output floating tx_clk is input clk25 is disabled low tx_clk is output clk25 is disabled
cs8952 78 crystallan ? 100base-x and 10base-t transceiver txslew[1:0] - transmit slew rate control. input, pins 61 and 60. these three-level pins allow adjustment to the rise and fall times of the 10base-tx transmitter output waveform. the rise and fall times are symmetric. media interface pins rx+, rx- - 10/100 receive. differential input pair, pins 91 and 92. differential input pair receives 10 or 100 mb/s data from the receive port of the transformer primary. tx+, tx- - 10/100 transmit. differential output pair, pins 80 and 81. differential output pair drives 10 or 100 mb/s data to the transmit port of the transformer primary. rx_nrz+, rx_nrz- - fx receive. differential input pair, pins 6 and 7. pecl output pair receives 100 mb/s nrzi-encoded data from an external optical module. signal+, signal- - signal detect. differential input pair, pins 9 and 8. pecl input pair receives signal detection indication from an external optical module. tx_nrz+, tx_nrz- - fx transmit. differential output pair, pins 5 and 4. pecl output pair drives 100 mb/s nrzi-encoded data to an external optical module. general pins clk25-25mhzclock.output,pin17. a 25 mhz clock is output on this pin when the cs8952 is configured to use an external reference transmit clock in tx_clk in master mode. see the pin description for the transmit clock mode initialization pin (tcm) for more information on tx_clk operating modes. clk25 may also be enabled regardless of the tcm pin state by clearing bit 7 of the pcs sub-layer configuration register (address 17h). res - reference resistor. input, pin 86. this input should be connected to ground with a 4.99 k ? +/-1% series resistor. the resistor is needed for the biasing of internal analog circuits. txslew0 pin txslew1 mode rise/fall time low low 0.5 ns low floating 1.0 ns low high 1.5 ns floating low 2.0 ns floating floating 2.5 ns floating high 3.0 ns high low 3.5 ns high floating 4.0 ns high high 4.5 ns
cs8952 crystallan ? 100base-x and 10base-t transceiver 79 reset - reset. input, pin 15. this active high input initializes the cs8952, and causes the cs8952 to latch the input signal on the following pins: col/phyad0, crs/phyad2, rx_er/phyad4/rxd4, 10bt_ser, bp4b5b, bpalign, bpscr, isodef, repeater, rxd[1]/phyad1, and rxd[3]/phyad3. xtal_i - crystal input, pin 96. xtal_o - crystal output, pin 97. a 25 mhz crystal should be connected across pins xtal_i and xtal_o. if a crystal is not used, a 25 mhz cmos level clock may be connected to xtal_i and xtal_o left open. note: the xtal_i pin capacitive load may be as high as 35pf. any external clock source connected to this pin must be capable of driving larger capacitive loads. rsvd - reserved. pins 74, 75, 76, 77, 84, 98, and 99. these seven pins are reserved and should be tied to vss. vdd_mii - mii power. pins 21, 34, and 66. these pins provide power to the cs8952 mii interface. typically vdd_mii will be either +5v or +3.3v. vdd - core power. pins 2, 11, 19, 40, 54, 79, 82, 88, 89, 94, and 100. these pins provide power to the cs8952 core. typically, vdd should be +5v. vss - ground. pins 1, 3, 10, 12, 13, 18, 20, 22, 35, 39, 41, 53, 55, 65, 78, 83, 85, 87, 90, 93, and 95. these pins provide a ground reference for the cs8952.
cs8952 80 crystallan ? 100base-x and 10base-t transceiver 9. package dimensions inches millimeters dim min max min max a --- 0.063 --- 1.60 a1 0.002 0.006 0.05 0.15 b 0.007 0.011 0.17 0.27 d 0.618 0.642 15.70 16.30 d1 0.547 0.555 13.90 14.10 e 0.618 0.642 15.70 16.30 e1 0.547 0.555 13.90 14.10 e* 0.016 0.024 0.40 0.60 l 0.018 0.030 0.45 0.75 0.000 7.000 0.00 7.00 * nominal pin pitch is 0.50 mm controlling dimension is mm. jedec designation: ms026 100l tqfp package drawing e1 e d1 d 1 e l b a1 a
? notes

▲Up To Search▲

Price & Availability of CDB8952

	To Download CDB8952 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .